R
Spartan-IIE FPGA Family: Pinout Tables
In the PQ208 package, all VCCO pins must be connected to
the same voltage.
PQ208 Pinouts (XC2S50E, XC2S100E,
XC2S150E, XC2S200E, XC2S300E)
Pad Name
LVDS
Async.
Output
Option
PQ208 Pinouts (XC2S50E, XC2S100E,
XC2S150E, XC2S200E, XC2S300E)
VREF
Option
Pad Name
LVDS
Async.
Output
Option
Function
I/O
Bank
Pin
P22
P23
7
7
-
-
-
VREF
Function
GND
Bank
Pin
P1
P2
P3
P4
Option
I/O,
All
L44P_YY
-
-
-
-
-
-
-
-
-
I/O (IRDY),
L44N_YY
7
P24
All
-
TMS
I/O
7
7
GND
-
-
P25
P26
-
-
-
-
I/O
XC2S200E,
300E
VCCO
I/O
7
7
P5
P6
-
-
I/O (TRDY)
VCCINT
I/O
6
-
P27
P28
P29
P30
-
-
-
-
-
-
-
I/O, VREF
Bank 7,
L49P
XC2S50E,
150E, 200E,
300E
All
6
6
I/O, L49N
7
P7
XC2S50E,
150E, 200E,
300E
-
I/O, L43P
XC2S50E,
300E
I/O, VREF
Bank 6,
L43N
6
P31
XC2S50E,
300E
All
I/O
7
7
7
P8
P9
-
-
-
-
I/O
I/O, L48P
P10
XC2S50E, XC2S100E,
GND
-
P32
P33
-
-
-
300E
150E, 200E,
300E
I/O,
L42P_YY
6
All
I/O, L48N
7
P11
XC2S50E,
300E
-
I/O,
L42N_YY
6
6
6
P34
P35
P36
All
All
All
-
-
-
GND
-
-
P12
P13
P14
P15
-
-
-
-
-
-
I/O,
L41P_YY
VCCO
VCCINT
-
-
I/O,
L41N_YY
I/O,
7
All
L47P_YY
VCCINT
VCCO
-
-
P37
P38
P39
P40
-
-
-
-
-
-
-
I/O,
L47N_YY
7
7
7
P16
P17
P18
All
All
All
-
-
-
-
GND
-
I/O,
L46P_YY
I/O, L40P
6
XC2S50E,
300E
I/O,
L46N_YY
I/O, L40N
6
P41
XC2S50E, XC2S100E,
300E
150E, 200E,
300E
GND
-
P19
P20
-
I/O, VREF
Bank 7,
L45P
7
XC2S50E,
300E
All
I/O
I/O
I/O
6
6
6
P42
P43
P44
-
-
-
-
-
-
I/O, L45N
7
P21
XC2S50E,
300E
-
DS077-4 (2.3) June 18, 2008
www.xilinx.com
61
Product Specification
XILINX [ XILINX, INC ]
