R
Spartan and Spartan-XL FPGA Families Data Sheet
Spartan-XL Family DC Characteristics Over Operating Conditions
Symbol
Description
Min
Typ.
Max
Units
VOH
High-level output voltage @ IOH = –4.0 mA, VCC min (LVTTL)
High-level output voltage @ IOH = –500 μA, (LVCMOS)
Low-level output voltage @ IOL = 12.0 mA, VCC min (LVTTL)(1)
Low-level output voltage @ IOL = 24.0 mA, VCC min (LVTTL)(2)
Low-level output voltage @ IOL = 1500 μA, (LVCMOS)
2.4
-
-
-
-
-
-
-
V
V
V
V
V
V
90% VCC
-
VOL
-
-
0.4
0.4
-
10% VCC
-
VDR
Data retention supply voltage (below which configuration data
may be lost)
2.5
ICCO
Quiescent FPGA supply current(3,4)
Commercial
Industrial
-
0.1
0.1
0.1
0.1
-
2.5
5
mA
mA
mA
mA
μA
-
-
ICCPD
Power Down FPGA supply current(3,5)
Commercial
Industrial
2.5
5
-
IL
Input or output leakage current
–10
-
10
10
0.25
-
CIN
Input capacitance (sample tested)
-
pF
IRPU
IRPD
Notes:
Pad pull-up (when selected) @ VIN = 0V (sample tested)
Pad pull-down (when selected) @ VIN = 3.3V (sample tested)
0.02
0.02
-
mA
mA
-
1. With up to 64 pins simultaneously sinking 12 mA (default mode).
2. With up to 64 pins simultaneously sinking 24 mA (with 24 mA option selected).
3. With 5V tolerance not selected, no internal oscillators, and the FPGA configured with the Tie option.
4. With no output current loads, no active input resistors, and all package pins at VCC or GND.
5. With PWRDWN active.
Supply Current Requirements During Power-On
Spartan-XL FPGAs require that a minimum supply current
ICCPO be provided to the VCC lines for a successful power
on. If more current is available, the FPGA can consume
more than ICCPO min., though this cannot adversely affect
reliability.
A maximum limit for ICCPO is not specified. Be careful when
using foldback/crowbar supplies and fuses. It is possible to
control the magnitude of ICCPO by limiting the supply current
available to the FPGA. A current limit below the trip level will
avoid inadvertently activating over-current protection cir-
cuits.
Symbol
ICCPO
Description
Total VCC supply current required during power-on
VCC ramp time(2,3)
Min
100
-
Max
-
Units
mA
TCCPO
50
ms
Notes:
1. The ICCPO requirement applies for a brief time (commonly only a few milliseconds) when VCC ramps from 0 to 3.3V.
2. The ramp time is measured from GND to VCC max on a fully loaded board.
3.
VCC must not dip in the negative direction during power on.
DS060 (v1.8) June 26, 2008
www.xilinx.com
53
Product Specification
XILINX [ XILINX, INC ]
