欢迎访问ic37.com |
会员登录 免费注册
发布采购

X1243S8T1 参数 Datasheet PDF下载

X1243S8T1图片预览
型号: X1243S8T1
PDF下载: 下载PDF文件 查看货源
内容描述: [Real Time Clock, 0 Timer(s), CMOS, PDSO8, PLASTIC, SOIC-8]
分类和应用: 时钟光电二极管外围集成电路
文件页数/大小: 18 页 / 285 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X1243S8T1的Datasheet PDF文件第1页浏览型号X1243S8T1的Datasheet PDF文件第2页浏览型号X1243S8T1的Datasheet PDF文件第3页浏览型号X1243S8T1的Datasheet PDF文件第5页浏览型号X1243S8T1的Datasheet PDF文件第6页浏览型号X1243S8T1的Datasheet PDF文件第7页浏览型号X1243S8T1的Datasheet PDF文件第8页浏览型号X1243S8T1的Datasheet PDF文件第9页  
X1243 – Preliminary Information  
the bits disables the output IRQ for that alarm condition,  
but the alarm condition can still be checked by polling  
the alarm flag.  
The alarm enable bits are located in the MSB of the  
particular register. When all enable bits are set to ‘0’,  
there are no alarms.  
Table 1. Clock/Control Memory Map  
Bit  
Reg  
Addr.  
Type  
Range  
0
(optional)  
Name  
7
6
5
4
3
2
1
003F  
0037  
0036  
0035  
0034  
0033  
0032  
0031  
0030  
0011  
0010  
000F  
000E  
000D  
000C  
000B  
000A  
0009  
0008  
0007  
0006  
0005  
0004  
0003  
0002  
0001  
0000  
Status  
SR  
Y2K  
DW  
YR  
BAT  
0
AL1  
0
AL0  
Y2K21  
0
0
Y2K20  
0
0
Y2K13  
0
RWEL  
0
WEL  
0
RTCF  
Y2K10  
DY0  
Y10  
G10  
D10  
H10  
M10  
S10  
0
01h  
19/20 20h  
0
0
DY2  
Y12  
G12  
D12  
H12  
M12  
S12  
0
DY1  
Y11  
G11  
D11  
H11  
M11  
S11  
0
0-6  
00h  
Y23  
0
Y22  
0
Y21  
0
Y20  
G20  
D20  
H20  
M20  
S20  
0
Y13  
G13  
D13  
H13  
M13  
S13  
0
0-99 00h  
1-12 00h  
1-31 00h  
0-23 00h  
0-59 00h  
0-59 00h  
00h  
MO  
DT  
RTC  
(SRAM)  
0
0
D21  
H21  
M21  
S21  
AL0E  
BP0  
HR  
MN  
SC  
INT  
BL  
T24  
0
0
M22  
S22  
AL1E  
BP1  
0
IM  
BP2  
Control  
(EEPROM)  
0
0
0
0
0
00h  
unused  
0
DWA1  
YRA1  
MOA1  
DTA1  
HRA1  
MNA1  
SCA1  
EDW1  
0
0
0
DY2  
DY1  
DY0  
0-6  
00h  
Unused - Default = RTC Year value  
EMO1  
EDT1  
EHR1  
EMN1  
ESC1  
0
0
0
A1G20  
A1D20  
A1H20  
A1M20  
A1S20  
A1G13  
A1D13  
A1H13  
A1M13  
A1S13  
unused  
0
A1G12  
A1D12  
A1H12  
A1M12  
A1S12  
A1G11  
A1D11  
A1H11  
A1M11  
A1S11  
A1G10  
A1D10  
A1H10  
A1M10  
A1S10  
1-12 00h  
1-31 00h  
0-23 00h  
0-59 00h  
0-59 00h  
Alarm1  
(EEPROM)  
A1D21  
A1H21  
A1M21  
A1S21  
0
A1M22  
A1S22  
DWA1  
YRA0  
MOA0  
DTA0  
HRA0  
MNA0  
SCA0  
EDW0  
0
0
0
DY2  
DY1  
DY0  
0-6  
00h  
Unused - Default = RTC Year value  
EMO0  
EDT0  
EHR0  
EMN0  
ESC0  
0
0
0
A0G20  
A0D20  
A0H20  
A0M20  
A0S20  
A0G13  
A0D13  
A0H13  
A0M13  
A0S13  
A0G12  
A0D12  
A0H12  
A0M12  
A0S12  
A0G11  
A0D11  
A0H11  
A0M11  
A0S11  
A0G10  
A0D10  
A0H10  
A0M10  
A0S10  
1-12 00h  
1-31 00h  
0-23 00h  
0-59 00h  
0-59 00h  
Alarm0  
(EEPROM)  
A0D21  
A0H21  
A0M21  
A0S21  
0
A0M22  
A0S22  
REAL TIME CLOCK REGISTERS  
Year 2000 (Y2K)  
Day of the Week Register (DW)  
This register provides a Day of the Week status and  
uses three bits DY2 to DY0 to represent the seven days  
of the week. The counter advances in the cycle 0-1-2-  
3-4-5-6-0-1-2-... The assignment of a numerical value  
The X1243 has a century byte that “rolls over” from 19  
to 20 when the years byte changes from 99 to 00. The  
Y2K byte can contain only the values of 19 or 20.  
Characteristics subject to change without notice. 4 of 18  
REV 1.1.4 5/31/01  
www.xicor.com