欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8961 参数 Datasheet PDF下载

WM8961图片预览
型号: WM8961
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗立体声编解码器与1W立体声D类扬声器驱动器和接地参考耳机驱动器 [Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers]
分类和应用: 解码器驱动器编解码器
文件页数/大小: 116 页 / 1413 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8961的Datasheet PDF文件第78页浏览型号WM8961的Datasheet PDF文件第79页浏览型号WM8961的Datasheet PDF文件第80页浏览型号WM8961的Datasheet PDF文件第81页浏览型号WM8961的Datasheet PDF文件第83页浏览型号WM8961的Datasheet PDF文件第84页浏览型号WM8961的Datasheet PDF文件第85页浏览型号WM8961的Datasheet PDF文件第86页  
WM8961  
Pre-Production  
REG  
NAME  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
DEFAULT  
path  
LOUT2 volume  
ROUT2 volume  
Pwr Mgmt (3)  
R40 (28h)  
R41 (29h)  
R47 (2Fh)  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SPKVU SPKLZC  
SPKVU SPKRZC  
SPKLVOL[6:0]  
SPKRVOL[6:0]  
0
0000h  
0000h  
0
0
0
0
0
0
0
0
0
0
0
EMP_SHTUEMP_WA  
0000h  
T
RN  
Additional  
Control (4)  
R48 (30h)  
R49 (31h)  
R51 (33h)  
R56 (38h)  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
TSENSENMBSEL 0023h  
Class D Control  
1
PKR_ENAPKL_ENA  
0
0
0000h  
Class D Control  
2
0
0
0
CLASSD_ACGAIN[2:0] 0003h  
Clocking 4  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
CLK_DCS_DIV[3:0]  
CLK_SYS_RATE[3:0]  
ADC_TO_DACR[1:0  
ADC_TO_DACL[1:0  
0
0
0
0106h  
0000h  
0000h  
0000h  
R57 (39h) DSP Sidetone 0  
0
0
0
ADCR_DAC_SVOL[3:0]  
ADCL_DAC_SVOL[3:0]  
0
0
0
DSP Sidetone 1  
DC Servo 0  
R58 (3Ah)  
R60 (3Ch)  
DCS_ENAD_CS_TRIG  
CHAN_INLSTARTUP  
_INL  
0
DCS_TRDIGCS_ENAD_CS_TRIG  
SERIESC_HAN_INRSTARTUP  
DCS_TRIG  
SERIES_  
NR (K)  
NL (K)  
_INR  
DC Servo 1  
DCS_ENAD_CS_TRIG  
HAN_HPSLTARTUP  
_HPL  
DCS_TRDIGCS_ENAD_CS_TRIG  
SERIES_HAN_HPRSTARTUP  
DCS_TRIG  
SERIES_H  
PR  
R61 (3Dh)  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0000h  
PL  
_HPR  
0
R63 (3Fh)DC Servo 3  
R65 (41h) DC Servo 5  
0
0
CS_FILT_BW_SER  
IES[1:0]  
0
0
015Eh  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
DCS_SERIES_NO_HP[6:0]  
HP_PGAS_BIAS[2:0]  
0010h  
0003h  
Analogue PGA  
Bias  
R68 (44h)  
0
0
0
0
Analogue HP 0  
R69 (45h)  
0
0
0
0
0
0
0
0
HPL_ENA HPR_ENA 0000h  
HPL_RMVH_PL_ENAH_PL_ENA_ PR_RMHVP_R_ENAH_PR_ENA_  
SHORT OUTP DLY  
SHORT OUTP DLY  
Analogue HP 2  
Charge Pump 1  
Charge Pump B  
R71 (47h)  
R72 (48h)  
R82 (52h)  
R87 (57h)  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
HPL_VOL[2:0]  
HPR_VOL[2:0]  
HP_BIAS_BOOST[2:0] 01FBh  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
CP_ENA 0000h  
CP_DYN_PWR[1:0] 0000h  
Write Sequencer  
1
WSEQ_EN  
A
WSEQ_WRITE_INDEX[4:0]  
0000h  
0000h  
0000h  
0000h  
0000h  
0000h  
Write Sequencer  
2
R88 (58h)  
R89 (59h)  
R90 (5Ah)  
R91 (5Bh)  
R92 (5Ch)  
R93 (5Dh)  
252 (FCh  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
WSEQ_EO  
S
WSEQ_ADDR[7:0]  
Write Sequencer  
3
0
WSEQ_DATA[7:0]  
Write Sequencer  
4
WSEQ_AWBSEQ_STA  
0
WSEQ_START_INDEX[5:0]  
ORT  
RT  
Write Sequencer  
5
0
0
WSEQ_DATA_WIDTH[2:0]  
WSEQ_DATA_START[3:0]  
WSEQ_DELAY[3:0]  
Write Sequencer  
6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Write Sequencer  
7
0
0
0
0
0
WSEQ_BU 0000h  
SY  
General test 1  
ARA_ENAUTO_INC 0001h  
PP, August 2009, Rev 3.1  
w
82  
 复制成功!