欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8955BLGECO/V 参数 Datasheet PDF下载

WM8955BLGECO/V图片预览
型号: WM8955BLGECO/V
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声DAC便携式音频应用 [Stereo DAC For Portable Audio Applications]
分类和应用: 商用集成电路便携式
文件页数/大小: 44 页 / 668 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8955BLGECO/V的Datasheet PDF文件第24页浏览型号WM8955BLGECO/V的Datasheet PDF文件第25页浏览型号WM8955BLGECO/V的Datasheet PDF文件第26页浏览型号WM8955BLGECO/V的Datasheet PDF文件第27页浏览型号WM8955BLGECO/V的Datasheet PDF文件第29页浏览型号WM8955BLGECO/V的Datasheet PDF文件第30页浏览型号WM8955BLGECO/V的Datasheet PDF文件第31页浏览型号WM8955BLGECO/V的Datasheet PDF文件第32页  
WM8955BL  
Production Data  
Figure 16 DSP Mode Audio Interface (Mode B; LRP = 1)  
AUDIO INTERFACE CONTROL  
The register bits controlling audio format, word length and master / slave mode are summarised  
below.  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
R7 (07h)  
1:0  
FORMAT  
10  
Audio Data Format Select  
Digital Audio  
Interface  
Format  
11 = DSP Mode  
10 = I2S Format  
01 = Left justified  
00 = Right justified  
Audio Data Word Length  
11 = 32 bits (see Note)  
10 = 24 bits  
3:2  
WL  
10  
01 = 20 bits  
00 = 16 bits  
4
LRP  
0
I2S, LJ, RJ Formats  
DSP Format  
1: Invert LRCLK  
polarity  
1: MSB available on  
1st BCLK rising edge  
after LRC rising  
edge  
0: Normal LRCLK  
polarity  
0: MSB available on  
2nd BCLK rising  
edge after LRC  
rising edge  
5
6
7
LRSWAP  
MS  
0
0
0
Swap Left and Right Channels  
0: No swap (L to L, R to R)  
1: Swap (L to R, R to L)  
Master / Slave Mode Control  
1: Master Mode  
0: Slave Mode  
BCLKINV  
BCLK Invert  
1: BCLK inverted  
0: BCLK not inverted  
Table 18 Audio Data Format Control  
Note:  
Right Justified mode does not support 32-bit data. If WL=11 in Right justified mode, the actual word  
length will be 24 bits.  
PD Rev 4.1 February 2007  
28  
w
 复制成功!