Production Data
WM8912
The P¯ ¯O¯R signal is undefined until AVDD has exceeded the minimum threshold, Vpora Once this
threshold has been exceeded, P¯ ¯O¯R is asserted low and the chip is held in reset. In this condition, all
writes to the control interface are ignored. Once AVDD and DCVDD have reached their respective
power on thresholds, P¯ ¯O¯R is released high, all registers are in their default state, and writes to the
control interface may take place.
Note that a minimum power-on reset period, TPOR, applies even if AVDD and DCVDD have zero rise
time. (This specification is guaranteed by design rather than test.)
On power down, P¯ ¯O¯R is asserted low when any of AVDD or DCVDD falls below their respective
power-down thresholds.
Typical Power-On Reset parameters for the WM8912 are defined in Table 61.
SYMBOL
Vpora
DESCRIPTION
AVDD threshold below which POR is undefined
Power-On threshold (AVDD)
TYP
0.25
1.15
1.12
0.57
0.55
9.5
UNIT
V
Vpora_on
Vpora_off
Vpord_on
Vpord_off
TPOR
V
Power-Off threshold (AVDD)
V
Power-On threshold (DCVDD)
Power-Off threshold (DCVDD)
Minimum Power-On Reset period
V
V
μs
Table 61 Typical Power-On Reset Parameters
Notes:
1. If AVDD and DCVDD suffer a brown-out (i.e. drop below the minimum recommended operating
level but do not go below Vpora_off or Vpord_off) then the chip does not reset and resumes normal
operation when the voltage is back to the recommended level again.
2. The chip enters reset at power down when AVDD or DCVDD falls below Vpora_off or Vpord_off. This
may be important if the supply is turned on and off frequently by a power management system.
3. The minimum Tpor period is maintained even if DCVDD and AVDD have zero rise time. This
specification is guaranteed by design rather than test.
QUICK START-UP AND SHUTDOWN
The WM8912 has the capability to perform a quick start-up and shutdown with a minimum number of
register operations. This is achieved using the Control Write Sequencer, which is configured with
default start-up settings that set up the device for DAC playback via Headphone and Line output.
Assuming a 12.288MHz external clock, the start-up sequence configures the device for 48kHz
playback mode.
The default start-up sequence requires three register write operations. The default shutdown
sequence requires just a single register write. The minimum procedure for executing the quick start-
up and shutdown sequences is described below. See “Control Write Sequencer” for more details.
After the default start-up sequence has been performed, the DC offset correction values will be held
in memory, provided that power is maintained and a software reset is not performed. Fast start-up
using the stored values of DC offset correction is also possible, as described below.
QUICK START-UP (DEFAULT SEQUENCE)
An external clock must be applied to MCLK. Assuming 12.288MHz input clock, the start-up sequence
will take approximately 300ms to complete.
The following register operations will initiate the quick start-up sequence.
PD, Rev 4.0, September 2010
91
w
WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
