欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8904CGEFL/V 参数 Datasheet PDF下载

WM8904CGEFL/V图片预览
型号: WM8904CGEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗编解码器用于便携式音频应用 [Ultra Low Power CODEC for Portable Audio Applications]
分类和应用: 解码器编解码器电信集成电路便携式PC
文件页数/大小: 188 页 / 1824 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8904CGEFL/V的Datasheet PDF文件第142页浏览型号WM8904CGEFL/V的Datasheet PDF文件第143页浏览型号WM8904CGEFL/V的Datasheet PDF文件第144页浏览型号WM8904CGEFL/V的Datasheet PDF文件第145页浏览型号WM8904CGEFL/V的Datasheet PDF文件第147页浏览型号WM8904CGEFL/V的Datasheet PDF文件第148页浏览型号WM8904CGEFL/V的Datasheet PDF文件第149页浏览型号WM8904CGEFL/V的Datasheet PDF文件第150页  
WM8904  
Pre-Production  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
DSP Clock enable  
0 = Disabled  
Clocking and  
Sample Rates  
1
CLK_DSP_EN  
A
0
1 = Enabled  
Zero Cross timeout enable  
0 = Disabled  
Clocking and  
Sample Rates  
0
TOCLK_ENA  
0
1 = Enabled  
Register 16h Clock Rates 2  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Left DAC Invert  
Digital Mixing  
R24 (18h)  
Audio  
Interface 0  
12  
DACL_DATINV  
0
0 = Left DAC output not inverted  
1 = Left DAC output inverted  
Right DAC Invert  
Digital Mixing  
Digital Mixing  
11  
DACR_DATINV  
0
0 = Right DAC output not inverted  
1 = Right DAC output inverted  
DAC Digital Input Volume Boost  
00 = 0dB  
10:9  
DAC_BOOST  
[1:0]  
00  
01 = +6dB (Input data must not exceed -6dBFS)  
10 = +12dB (Input data must not exceed -12dBFS)  
11 = +18dB (Input data must not exceed -18dBFS)  
Digital Loopback Function  
Digital Audio  
8
LOOPBACK  
0
Interface Control  
0 = No loopback  
1 = Loopback enabled (ADC data output is directly  
input to DAC data input)  
Left Digital Audio channel source  
0 = Left ADC data is output on left channel  
1 = Right ADC data is output on left channel  
Right Digital Audio channel source  
0 = Left ADC data is output on right channel  
1 = Right ADC data is output on right channel  
Left DAC Data Source Select  
0 = Left DAC outputs left channel data  
1 = Left DAC outputs right channel data  
Right DAC Data Source Select  
0 = Right DAC outputs left channel data  
1 = Right DAC outputs right channel data  
ADC Companding Enable  
0 = disabled  
Digital Audio  
Interface Control  
7
6
5
4
3
2
1
0
AIFADCL_SRC  
AIFADCR_SRC  
AIFDACL_SRC  
AIFDACR_SRC  
ADC_COMP  
0
1
0
1
0
0
0
0
Digital Audio  
Interface Control  
Digital Audio  
Interface Control  
Digital Audio  
Interface Control  
Digital Audio  
Interface Control  
1 = enabled  
ADC Companding Type  
Digital Audio  
Interface Control  
ADC_COMPMO  
DE  
0 = µ-law  
1 = A-law  
DAC Companding Enable  
0 = disabled  
Digital Audio  
Interface Control  
DAC_COMP  
1 = enabled  
DAC Companding Type  
Digital Audio  
Interface Control  
DAC_COMPMO  
DE  
0 = µ-law  
1 = A-law  
Register 18h Audio Interface 0  
PP, Rev 3.3, September 2012  
146  
w
 复制成功!