欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8904CGEFL/V 参数 Datasheet PDF下载

WM8904CGEFL/V图片预览
型号: WM8904CGEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗编解码器用于便携式音频应用 [Ultra Low Power CODEC for Portable Audio Applications]
分类和应用: 解码器编解码器电信集成电路便携式PC
文件页数/大小: 188 页 / 1824 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8904CGEFL/V的Datasheet PDF文件第140页浏览型号WM8904CGEFL/V的Datasheet PDF文件第141页浏览型号WM8904CGEFL/V的Datasheet PDF文件第142页浏览型号WM8904CGEFL/V的Datasheet PDF文件第143页浏览型号WM8904CGEFL/V的Datasheet PDF文件第145页浏览型号WM8904CGEFL/V的Datasheet PDF文件第146页浏览型号WM8904CGEFL/V的Datasheet PDF文件第147页浏览型号WM8904CGEFL/V的Datasheet PDF文件第148页  
WM8904  
Pre-Production  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
ADC Oversampling Ratio  
REFER TO  
ADC Oversampling  
Ratio (OSR)  
R10 (0Ah)  
Analogue  
ADC 0  
0
ADC_OSR128  
1
0 = Low Power (64 x fs)  
1 = High Performance (128 x fs)  
Register 0Ah Analogue ADC 0  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Left Input PGA Enable  
0 = disabled  
Input PGA Enable  
R12 (0Ch)  
Power  
Management  
0
1
INL_ENA  
0
1 = enabled  
Right Input PGA Enable  
0 = disabled  
Input PGA Enable  
0
INR_ENA  
0
1 = enabled  
Register 0Ch Power Management 0  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Left Headphone Output Enable  
0 = disabled  
Output Signal  
Paths Enable  
R14 (0Eh)  
Power  
Management  
2
1
HPL_PGA_EN  
A
0
1 = enabled  
Right Headphone Output Enable  
0 = disabled  
Output Signal  
Paths Enable  
0
HPR_PGA_EN  
A
0
1 = enabled  
Register 0Eh Power Management 2  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Left Line Output Enable  
0 = disabled  
Output Signal  
Paths Enable  
R15 (0Fh)  
Power  
Management  
3
1
LINEOUTL_PG  
A_ENA  
0
1 = enabled  
Right Line Output Enable  
0 = disabled  
Output Signal  
Paths Enable  
0
LINEOUTR_PG  
A_ENA  
0
1 = enabled  
Register 0Fh Power Management 3  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Left DAC Enable  
0 = DAC disabled  
1 = DAC enabled  
Right DAC Enable  
0 = DAC disabled  
1 = DAC enabled  
Left ADC Enable  
0 = disabled  
Digital-to-  
Analogue  
Converter (DAC)  
R18 (12h)  
Power  
Management  
6
3
DACL_ENA  
0
Digital-to-  
Analogue  
Converter (DAC)  
2
1
0
DACR_ENA  
ADCL_ENA  
ADCR_ENA  
0
0
0
Digital-to-  
Analogue  
Converter (DAC)  
1 = enabled  
Right ADC Enable  
0 = disabled  
Digital-to-  
Analogue  
Converter (DAC)  
1 = enabled  
Register 12h Power Management 6  
PP, Rev 3.3, September 2012  
144  
w
 复制成功!