欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8777SEFT 参数 Datasheet PDF下载

WM8777SEFT图片预览
型号: WM8777SEFT
PDF下载: 下载PDF文件 查看货源
内容描述: 24位192KHZ AV接收机芯片 [24 BIT 192KHZ AV RECEIVER ON A CHIP]
分类和应用: 接收机
文件页数/大小: 102 页 / 1257 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8777SEFT的Datasheet PDF文件第72页浏览型号WM8777SEFT的Datasheet PDF文件第73页浏览型号WM8777SEFT的Datasheet PDF文件第74页浏览型号WM8777SEFT的Datasheet PDF文件第75页浏览型号WM8777SEFT的Datasheet PDF文件第77页浏览型号WM8777SEFT的Datasheet PDF文件第78页浏览型号WM8777SEFT的Datasheet PDF文件第79页浏览型号WM8777SEFT的Datasheet PDF文件第80页  
WM8777  
Product Preview  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
0000000  
(00h)  
6:0  
FRONTLA[6:0]  
1101011  
(0dB)  
Analogue Attenuation control for FRONTL in 1dB steps. See  
Table 60.  
Analogue  
Attenuation  
FRONTL  
7
8
FRONTLZCEN  
UPDATE  
0
FRONTL zero cross detect enable  
0 = zero cross disabled  
1 = zero cross enabled  
Not latched  
Controls simultaneous update of all Analogue Attenuation Latches  
0 = Store FRONTL in intermediate latch (no change to  
output)  
1 = Store FRONTL and update attenuation on all channels.  
0000001  
(01h)  
6:0  
7
FRONTRA[6:0]  
FRONTRZCEN  
1101011  
(0dB)  
Analogue Attenuation control for FRONTR in 1dB steps. See  
Table 60.  
Analogue  
Attenuation  
FRONTR  
0
FRONTR zero cross detect enable  
0 = zero cross disabled  
1 = zero cross enabled  
8
UPDATE  
Not latched  
Controls simultaneous update of all Analogue Attenuation Latches  
0 = Store FRONTR in intermediate latch (no change to  
output)  
1 = Store FRONTR and update attenuation on all channels.  
0000010  
(02h)  
6:0  
7
CNTRA[6:0]  
CNTRZCEN  
1101011  
(0dB)  
0
Analogue Attenuation control for CNTR in 1dB steps. See Table  
60.  
Analogue  
Attenuation  
CNTR  
CNTR zero cross detect enable  
0 = zero cross disabled  
1 = zero cross enabled  
8
UPDATE  
Not latched  
Controls simultaneous update of all Analogue Attenuation Latches  
0 = Store CNTR in intermediate latch (no change to output)  
1 = Store CNTR and update attenuation on all channels.  
Analogue Attenuation control for LFE in 1dB steps. See Table 60.  
0000011  
(03h)  
6:0  
7
LFEA[6:0]  
LFEZCEN  
1101011  
(0dB)  
0
Analogue  
Attenuation  
LFE  
LFE zero cross detect enable  
0 = zero cross disabled  
1 = zero cross enabled  
8
UPDATE  
Not latched  
Controls simultaneous update of all Analogue Attenuation Latches  
0 = Store LFE in intermediate latch (no change to output)  
1 = Store LFE and update attenuation on all channels.  
0000100  
(04h)  
6:0  
7
SURLA[6:0]  
SURLZCEN  
1101011  
(0dB)  
0
Analogue Attenuation control for SURL in 1dB steps. See Table  
60.  
Analogue  
Attenuation  
SURL  
SURL zero cross detect enable  
0 = zero cross disabled  
1 = zero cross enabled  
8
UPDATE  
Not latched  
Controls simultaneous update of all Analogue Attenuation Latches  
0 = Store SURL in intermediate latch (no change to output)  
1 = Store SURL and update attenuation on all channels.  
0000101  
(05h)  
6:0  
7
SURRA[6:0]  
SURRZCEN  
1101011  
(0dB)  
0
Analogue Attenuation control for SUR Right in 1dB steps. Table  
60.  
Analogue  
Attenuation  
SURR  
SURR zero cross detect enable  
0 = zero cross disabled  
1 = zero cross enabled  
8
UPDATE  
Not latched  
Controls simultaneous update of all Analogue Attenuation Latches  
0 = Store SURR in intermediate latch (no change to output)  
1 = Store SURR and update attenuation on all channels.  
PP Rev 1.94 November 2004  
76  
w
 复制成功!