欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8770SIFV 参数 Datasheet PDF下载

WM8770SIFV图片预览
型号: WM8770SIFV
PDF下载: 下载PDF文件 查看货源
内容描述: 24位, 192kHz的8声道编解码器,带有音量控制 [24-bit, 192kHz 8-Channel Codec with Volume Control]
分类和应用: 解码器编解码器
文件页数/大小: 52 页 / 555 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8770SIFV的Datasheet PDF文件第25页浏览型号WM8770SIFV的Datasheet PDF文件第26页浏览型号WM8770SIFV的Datasheet PDF文件第27页浏览型号WM8770SIFV的Datasheet PDF文件第28页浏览型号WM8770SIFV的Datasheet PDF文件第30页浏览型号WM8770SIFV的Datasheet PDF文件第31页浏览型号WM8770SIFV的Datasheet PDF文件第32页浏览型号WM8770SIFV的Datasheet PDF文件第33页  
Production Data  
WM8770  
DE-EMPHASIS MODE  
A digital De-emphasis filter may be applied to each DAC channel. The De-emphasis filter for each  
stereo channel is enabled under the control of DEEMP[3:0]. DEEMP[0] enables the de-emphasis  
filter for channel 1, DEEMP[1] enables the de-emphasis filter for channel 2, DEEMP[2] enables the  
de-emphasis filter for channel 3 and DEEMP[3] enables the de-emphasis filter for channel 4.  
REGISTER ADDRESS  
10101  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
De-emphasis mode select:  
0 : Normal Mode  
[3:0] DEEMPH[3:0]  
0000  
DAC De-emphasis  
Control  
1: De-emphasis Mode  
Refer to Figure 34, Figure 35, Figure 36, Figure 37, Figure 38 and Figure 39 for details of the De-  
Emphasis modes at different sample rates.  
POWERDOWN MODE AND ADC/DAC DISABLE  
Setting the PDWN register bit immediately powers down the WM8770, including the references,  
overriding all other powerdown control bits. All trace of the previous input samples are removed, but  
all control register settings are preserved. When PDWN is cleared the digital filters will be  
reinitialised. It is recommended that the 8-channel input mux and buffer, ADC, DAC and output  
mixers and EVRs are powered down before setting PDWN.  
REGISTER ADDRESS  
11000  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
Power Down Mode Select:  
0 : Normal Mode  
0
PDWN  
0
Powerdown Control  
1: Power Down Mode  
The ADC and DACs may also be powered down by setting the ADCD and DACD disable bits. Setting  
ADCD will disable the ADC and select a low power mode. The ADC digital filters will be reset and will  
reinitialise when ADCD is reset. Each Stereo DAC channel has a separate disable DACD[3:0].  
Setting DACD for a channel will disable the DACs and select a low power mode. Resetting DACD will  
reinitialise the digital filters. DACD[0] disbles DAC1, DACD[1] disables DAC2, DACD[2] disables  
DAC3 and DACD[3] disables DAC4,  
REGISTER ADDRESS  
11000  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
ADC Disable:  
1
ADCD  
1
Powerdown Control  
0 : Normal Mode  
1: Power Down Mode  
5:2  
DACD[3:0]  
1111  
DAC Disable:  
0 : Normal Mode  
1: Power Down Mode  
ATTENUATOR CONTROL MODE  
Setting the ATC register bit causes the left channel attenuation settings to be applied to both left and  
right channel DACs from the next audio input sample. No update to the attenuation registers is  
required for ATC to take effect.  
REGISTER ADDRESS  
10011  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
1
ATC  
0
Attenuator Control Mode:  
DAC Channel Control  
0 : Right channels use Right  
attenuations  
1: Right Channels use Left  
Attenuations  
PD Rev 4.1 June 2005  
29  
w
 复制成功!