欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8352 参数 Datasheet PDF下载

WM8352图片预览
型号: WM8352
PDF下载: 下载PDF文件 查看货源
内容描述: 欧胜音频Plusa ? ¢立体声CODEC与电源管理 [Wolfson AudioPlus™ Stereo CODEC with Power Management]
分类和应用:
文件页数/大小: 336 页 / 2353 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8352的Datasheet PDF文件第217页浏览型号WM8352的Datasheet PDF文件第218页浏览型号WM8352的Datasheet PDF文件第219页浏览型号WM8352的Datasheet PDF文件第220页浏览型号WM8352的Datasheet PDF文件第222页浏览型号WM8352的Datasheet PDF文件第223页浏览型号WM8352的Datasheet PDF文件第224页浏览型号WM8352的Datasheet PDF文件第225页  
Production Data  
WM8352  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
R4 (04h)  
System  
Control 2  
15  
14  
13  
USB_SUSPEND_8MA  
0
USB suspend mode with 8mA option  
0 = USB is not suspended.  
1 = USB is suspend with 8mA option enabled  
The register bit defaults to 0, when a reset  
happens or LINE<UVLO or the system fail on  
boot due to the upper limit of the Hysteresis  
Comp not been met.  
Default held in metal mask.  
Opens the USB switch  
0 = USB enabled  
USB_SUSPEND  
0
1 = USB suspended  
The register bit defaults to 0, when a reset  
happens or LINE < UVLO or the system fail on  
boot due to the upper limit of the Hysteresis  
Comp not being met.  
Default held in metal mask.  
Set the chip to be a USB master  
0 = Slave  
USB_MSTR  
0
1 = Master  
The register bit defaults to 0, when a reset  
happens or the USB state machine moves from  
MASTER mode to SLAVE mode.  
Reset by state machine. Default held in metal  
mask.  
12  
11  
USB_MSTR_SRC  
0
0
Master mode source selector  
0 = Master mode source is DCDC2/5  
1 = Master mode source is LINE  
Reset by state machine. Default held in metal  
mask.  
USB_MSTR_500MA  
Set 500mA or 100mA mode when the USB  
switch is in master mode  
0 = 100mA  
1 = 500mA  
Reset by state machine. Default held in metal  
mask.  
10  
9
USB_NOLIM  
0
USB current limiting  
0 = Limit the USB current as per the settings.  
1 = Don't limit USB current  
USB_SLV_500MA  
0
1
1
1
Set 500mA or 100mA mode when the USB  
switch is in slave mode  
0 = 100mA  
1 = 500mA  
The register bit defaults to 0, when a reset  
happens or LINE<UVLO or the system fail on  
boot due to the upper limit of the Hysteresis  
Comp not being met.  
Reset by state machine. Default held in metal  
mask.  
7
WDOG_HIB_MODE  
0
Watchdog state in hibernate state  
0 = WDOG disabled in Hibernate  
1 = WDOG controlled by WDOG_MODE in  
Hibernate  
PD, February 2011, Rev 4.4  
221  
w
 复制成功!