欢迎访问ic37.com |
会员登录 免费注册
发布采购

W9412G6JH-5 参数 Datasheet PDF下载

W9412G6JH-5图片预览
型号: W9412G6JH-5
PDF下载: 下载PDF文件 查看货源
内容描述: 双倍数据速率的架构;每个时钟周期2的数据传输 [Double Data Rate architecture; two data transfers per clock cycle]
分类和应用: 存储内存集成电路光电二极管动态存储器双倍数据速率数据传输时钟
文件页数/大小: 53 页 / 1006 K
品牌: WINBOND [ WINBOND ]
 浏览型号W9412G6JH-5的Datasheet PDF文件第29页浏览型号W9412G6JH-5的Datasheet PDF文件第30页浏览型号W9412G6JH-5的Datasheet PDF文件第31页浏览型号W9412G6JH-5的Datasheet PDF文件第32页浏览型号W9412G6JH-5的Datasheet PDF文件第34页浏览型号W9412G6JH-5的Datasheet PDF文件第35页浏览型号W9412G6JH-5的Datasheet PDF文件第36页浏览型号W9412G6JH-5的Datasheet PDF文件第37页  
W9412G6JH  
10.9 System Notes:  
a. Pullup slew rate is characterized under the test conditions as shown in Figure 1.  
Test point  
Output  
50Ω  
VSSQ  
Figure 1: Pullup slew rate test load  
b. Pulldown slew rate is measured under the test conditions shown in Figure 2.  
VDDQ  
50Ω  
Output  
Test point  
Figure 2: Pulldown slew rate test load  
c. Pullup slew rate is measured between (VDDQ/2 - 320 mV ± 250 mV)  
Pulldown slew rate is measured between (VDDQ/2 + 320 mV ± 250 mV)  
Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs  
switching and only one output switching.  
Example: For typical slew rate, DQ0 is switching  
For minimum slew rate, all DQ bits are switching worst case pattern  
For maximum slew rate, only one DQ is switching from either high to low, or low to high  
The remaining DQ bits remain the same as for previous state  
d. Evaluation conditions  
Typical:  
25 oC (T Ambient), VDDQ = nominal, typical process  
Minimum: 70 oC (T Ambient), VDDQ = minimum, slow-slow process  
Maximum: 0 oC (T Ambient), VDDQ = maximum, fast-fast process  
Publication Release Date: Nov. 29, 2011  
Revision A03  
- 33 -  
 复制成功!