欢迎访问ic37.com |
会员登录 免费注册
发布采购

W3H64M72E-ESC 参数 Datasheet PDF下载

W3H64M72E-ESC图片预览
型号: W3H64M72E-ESC
PDF下载: 下载PDF文件 查看货源
内容描述: 64M X 72 DDR2 SDRAM 208 PBGA多芯片封装 [64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package]
分类和应用: 存储内存集成电路动态存储器双倍数据速率
文件页数/大小: 30 页 / 942 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号W3H64M72E-ESC的Datasheet PDF文件第18页浏览型号W3H64M72E-ESC的Datasheet PDF文件第19页浏览型号W3H64M72E-ESC的Datasheet PDF文件第20页浏览型号W3H64M72E-ESC的Datasheet PDF文件第21页浏览型号W3H64M72E-ESC的Datasheet PDF文件第23页浏览型号W3H64M72E-ESC的Datasheet PDF文件第24页浏览型号W3H64M72E-ESC的Datasheet PDF文件第25页浏览型号W3H64M72E-ESC的Datasheet PDF文件第26页  
W3H64M72E-XSBX  
White Electronic Designs  
ADVANCED*  
DC OPERATING CONDITIONS  
All voltages referenced to VSS  
Parameter  
Symbol  
VCC  
VCCQ  
VREF  
VTT  
Min  
1 .7  
1 .7  
Typical  
1 .8  
1 .8  
0.50 x VCCQ  
VREF  
Max  
1 .9  
1 .9  
Unit  
V
V
V
V
Notes  
Supply voltage  
I/O Supply voltage  
I/O Reference voltage  
I/O Termination voltage  
Notes:  
1
4
2
3
0.49 x VCCQ  
VREF-0.04  
0.51 x VCCQ  
VREF + 0.04  
1.  
2.  
V
CC VCCQ must track each other. VCCQ must be less than or equal to VCC  
.
V
REF is expected to equal VCCQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed 1 percent of the DC  
value. Peak-to-peak AC noise on VREF may not exceed 2 percent of VREF. This measurement is to be taken at the nearest VREF bypass capacitor.  
3.  
4.  
V
TT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF  
.
V
CCQ tracks with VCC track with VCC  
.
ABSOLUTE MAXIMUM RATINGS  
Symbol  
VCC  
VCCQ  
VIN, VOUT  
TSTG  
Parameter  
MIN  
-1.0  
-0.5  
-0.5  
-55  
MAX  
2.3  
2.3  
2.3  
125  
U nit  
V
V
V
°C  
Voltage on VCC pin relative to VSS  
Voltage on VCCQ pin relative to VSS  
Voltage on any pin relative to VSS  
Storage temperature  
Command/Address,  
RAS#, CAS#, WE#,  
CS#, CKE  
CK, CK#  
DM  
-25  
25  
µA  
Input leakage current; Any input 0V<VIN<VCC; VREF input  
0V<VIN<0.95V; Other pins not under test = 0V  
IL  
-10  
-5  
10  
5
µA  
µA  
Output leakage current;  
IOZ  
DQ, DQS, DQS#  
-5  
5
µA  
µA  
0V<VOUT<VCCQ; DQs and ODT are disable  
IVREF  
VREF leakage current; VREF = Valid VREF level  
-10  
10  
INPUT/OUTPUT CAPACITANCE  
TA = 25°C, f = 1MHz, VCC = VCCQ = 1.8V  
Parameter  
Symbol  
Max  
TBD  
TBD  
TBD  
TBD  
Unit  
Input capacitance (A0 - A12, BA0 - BA2 ,CS#, RAS#,CAS#,WE#, CKE, ODT)  
Input capacitance CK, CK#  
CIN1  
CIN2  
CIN3  
COUT  
pF  
pF  
pF  
pF  
Input capacitance DM, DQS, DQS#  
Input capacitance DQ0 - 71  
White Electronic Designs Corp. reserves the right to change products or specifications without notice.  
March 2006  
Rev. 1  
22  
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com  
 复制成功!