欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC8601XKN 参数 Datasheet PDF下载

VSC8601XKN图片预览
型号: VSC8601XKN
PDF下载: 下载PDF文件 查看货源
内容描述: VSC8601 10/100 / 1000BASE -T PHY与MAC RGMII接口 [VSC8601 10/100/1000BASE-T PHY with RGMII MAC Interface]
分类和应用: 网络接口电信集成电路电信电路局域网(LAN)标准以太网:16GBASE-T
文件页数/大小: 102 页 / 861 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC8601XKN的Datasheet PDF文件第3页浏览型号VSC8601XKN的Datasheet PDF文件第4页浏览型号VSC8601XKN的Datasheet PDF文件第5页浏览型号VSC8601XKN的Datasheet PDF文件第6页浏览型号VSC8601XKN的Datasheet PDF文件第8页浏览型号VSC8601XKN的Datasheet PDF文件第9页浏览型号VSC8601XKN的Datasheet PDF文件第10页浏览型号VSC8601XKN的Datasheet PDF文件第11页  
VSC8601 Datasheet  
Contents  
Tables  
Table 1.  
Interface and Media ................................................................................... 17  
Supported MDI Pair Combinations ................................................................ 21  
LED Mode and Function Summary ................................................................ 28  
JTAG Device Identification Register Description .............................................. 35  
JTAG Interface Instruction Codes ................................................................. 35  
IEEE 802.3 Standard Registers .................................................................... 38  
Main Registers........................................................................................... 38  
Mode Control, Address 0 (0x00)................................................................... 39  
Mode Status, Address 1 (0x01).................................................................... 40  
Table 2.  
Table 3.  
Table 4.  
Table 5.  
Table 6.  
Table 7.  
Table 8.  
Table 9.  
Table 10. Identifier 1, Address 2 (0x02)...................................................................... 41  
Table 11. Identifier 2, Address 3 (0x03)...................................................................... 41  
Table 12. Device Auto-Negotiation Advertisement, Address 4 (0x04) .............................. 41  
Table 13. Auto-Negotiation Link Partner Ability, Address 5 (0x05)................................... 42  
Table 14. Auto-Negotiation Expansion, Address 6 (0x06)............................................... 43  
Table 15. Auto-Negotiation Next Page Transmit, Address 7 (0x07).................................. 43  
Table 16. Auto-Negotiation LP Next Page Receive, Address 8 (0x08)............................... 44  
Table 17. 1000BASE-T Control, Address 9 (0x09)......................................................... 44  
Table 18. 1000BASE-T Status, Address 10 (0x0A) ........................................................ 45  
Table 19. 1000BASE-T Status Extension 1, Address 15 (0x0F) ....................................... 45  
Table 20. 100BASE-TX Status Extension, Address 16 (0x10).......................................... 46  
Table 21. 1000BASE-T Status Extension 2, Address 17 (0x11) ....................................... 46  
Table 22. Bypass Control, Address 18 (0x12)............................................................... 47  
Table 23. Receive Error Counter, Address 19 (0x13) ..................................................... 48  
Table 24. False Carrier Sense Counter, Address 20 (0x14)............................................. 48  
Table 25. Disconnect Counter, Address 21 (0x15)......................................................... 49  
Table 26. Extended Control and Status, Address 22 (0x16) ........................................... 49  
Table 27. Extended PHY Control 1, Address 23 (0x17) .................................................. 50  
Table 28. Extended PHY Control 2, Address 24 (0x18) .................................................. 50  
Table 29. Interrupt Mask, Address 25 (0x19)............................................................... 51  
Table 30. Interrupt Status, Address 26 (0x1A)............................................................. 52  
Table 31. LED Control, Address 27 (0x1B)................................................................... 52  
Table 32. Auxiliary Control and Status, Address 28 (0x1C) ............................................ 53  
Table 33. Delay Skew Status, Address = 29 (0x1D)...................................................... 54  
Table 34. Extended Registers Page Space.................................................................... 55  
Table 35. Extended Page Access, Address 31 (0x1F)..................................................... 56  
Table 36. Enhanced LED Method Select, Address 16E (0x10) ......................................... 56  
Table 37. Available LED Mode Settings........................................................................ 56  
Table 38. Enhanced LED Behavior, Address 17E (0x11) ................................................. 57  
Table 39. CRC Good Counter, Address 18E (0x12) ........................................................ 58  
Table 40. MAC Resistor Calibration Control, Address 19E (0x13)..................................... 58  
Table 41. Extended PHY Control 3, Address 20E (0x14)................................................. 59  
Table 42. EEPROM Interface Status and Control, Address 21E (0x15).............................. 59  
Table 43. EEPROM Read or Write, Address 22E (0x16) .................................................. 60  
Table 44. Extended PHY Control 4, Address 23E (0x17)................................................. 60  
Table 45. Extended PHY Control 5, Address 27E (0x1B) ................................................ 61  
Table 46. RGMII Skew Control, Address 28E (0x1C) ..................................................... 62  
Table 47. EPG Control Register 1, Address 29E (0x1D).................................................. 63  
Table 48. EPG Control Register 2, Address 30E (0x1E) .................................................. 64  
Table 49. CMODE Configuration Pins and Device Functions ............................................ 64  
Table 50. Device Functions and Associated CMODE Pins ................................................ 65  
Table 51. CMODE Resistor Values and Resultant Bit Settings.......................................... 65  
Table 52. EEPROM Configuration Contents................................................................... 67  
Table 53. DC Characteristics for VDD33, VDDIOMAC, or VDDIOMICRO at 3.3 V ................ 69  
Revision 4.1  
September 2009  
Page 7  
 复制成功!