欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC6134ST-01 参数 Datasheet PDF下载

VSC6134ST-01图片预览
型号: VSC6134ST-01
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 438 页 / 4019 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC6134ST-01的Datasheet PDF文件第74页浏览型号VSC6134ST-01的Datasheet PDF文件第75页浏览型号VSC6134ST-01的Datasheet PDF文件第76页浏览型号VSC6134ST-01的Datasheet PDF文件第77页浏览型号VSC6134ST-01的Datasheet PDF文件第79页浏览型号VSC6134ST-01的Datasheet PDF文件第80页浏览型号VSC6134ST-01的Datasheet PDF文件第81页浏览型号VSC6134ST-01的Datasheet PDF文件第82页  
VSC6134  
Datasheet  
2.7  
Forward Error Correction (FEC) Encoder  
The following terms are used throughout this section.  
An RS codeword consists of 25 bytes (symbols): 239 data bytes and 16 parity bytes.  
An OTU row consists of 16, byte-interleaved RS codewords for a total of 4080 bytes. The first  
16 bytes are digital wrapper overhead (DWOH).  
An OTU frame consists of 4 OTU rows. The overhead of the first row contains the OTU frame  
alignment signal.  
Standard FEC (SFEC) is Reed Solomon encoding.  
Enhanced FEC (EFEC) is a proprietary encoding.  
The block diagrams for the FEC encoder block are shown in Figure 14, page 79 and Figure 15, page 80.  
78 of 438  
VMDS-10185 Revision 4.0  
July 2006  
 复制成功!