TVP5160
SLES135E–FEBRUARY 2005–REVISED APRIL 2011
www.ti.com
Table 3-1. I2C Registers Summary (continued)
REGISTER NAME
I2C SUBADDRESS
DEFAULT
R/W(1)
Y Core0 (3DNR)
UV Core0 (3DNR)
Reserved(2)
66h
R
R
67h
68h
F and V Bit Decode Control
Reserved(2)
69h
00h
08h
04h
R/W
R/W
6Ah-6Bh
6Ch
Back End AGC Control
Reserved(2)
6Eh
AGC Decrement Speed
ROM Version
6Fh
R/W
R
70h
RAM Version MSB
Reserved(2)
71h
R
72h-73h
74h
AGC White Peak Processing
F and V Bit Control
00h
16h
R/W
R/W
75h
Reserved(2)
76h-77h
78h
AGC Increment Speed
AGC Increment Delay
Analog Output Control 1
CHIP ID MSB
06h
1Eh
00h
51h
60h
R/W
R/W
R/W
R
79h
7Fh
80h
CHIP ID LSB
81h
R
RAM Version MSB
82h
R
Color PLL Speed Control
3DYC Luma Coring LSB
3DYC Chroma Coring LSB
3DYC Chroma/Luma MSBs
3DYC Luma Gain
83h
09h
20h/20h
20h/2Ah
00h/00h
08h/08h
08h/08h
02h/02h
328h/380h
00h
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
84h
85h
86h
87h
3DYC Chroma Gain
88h
3DYC Signal Quality Gain
3DYC Signal Quality Coring
IF Compensation Control
IF Differential Gain Control
IF Low Frequency Gain Control
IF High Frequency Gain Control
Reserved(2)
89h
8Ah–8Bh
8Dh
8Eh
22h
8Fh
44h
90h
00h
91h-94h
95h
Weak Signal High Threshold
Weak Signal Low Threshold
Status Request
60h
50h
00h
10h
20h
00h
R/W
R/W
R/W
R/W
R/W
R
96h
97h
3DYC NTSC VCR Threshold
3DYC PAL VCR Threshold
Vertical Line Count
98h
99h
9Ah–9Bh
9Ch-9Dh
9Eh
Reserved(2)
AGC Decrement Delay
Reserved(2)
R/W
9Fh-B0h
B1h
VDP TTX Filter 1 Mask 1
VDP TTX Filter 1 Mask 2
VDP TTX Filter 1 Mask 3
VDP TTX Filter 1 Mask 4
VDP TTX Filter 1 Mask 5
00h
00h
00h
00h
00h
R/W
R/W
R/W
R/W
R/W
B2h
B3h
B4h
B5h
40
Internal Control Registers
Copyright © 2005–2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: TVP5160