TMS320TCI6487
TMS320TCI6488
Communications Infrastructure Digital Signal Processor
SPRS358F–APRIL 2007–REVISED AUGUST 2008
www.ti.com
Table 5-8. Megamodule Revision Register
HEX ADDRESS
0181 2000
ACRONYM
REGISTER NAME
MM_REVID
-
Megamodule Revision ID Register
Reserved
0181 2004 - 0181 2FFF
Table 5-9. Megamodule IDMA Registers
HEX ADDRESS
0182 0000
ACRONYM
REGISTER NAME
IDMA0STAT
IDMA Channel 0 Status Register
IDMA Channel 0 Mask Register
IDMA Channel 0 Source Address Register
IDMA Channel 0 Destination Address Register
IDMA Channel 0 Count Register
Reserved
0182 0004
IDMA0MASK
0182 0008
IDMA0SCR
0182 000C
IDMA0DST
0182 0010
IDMA0CNT
0182 0014 - 0182 00FC
0182 0100
-
IDMA1STAT
IDMA Channel 1 Status Register
Reserved
0182 0104
-
0182 0108
IDMA1SRC
IDMA Channel 1 Source Address Register
IDMA Channel 1 Destination Address Register
IDMA Channel 1 Count Register
Reserved
0182 010C
IDMA1DST
0182 0110
IDMA1CNT
0182 0114 - 0182 017C
0182 0180
-
-
-
Reserved
0182 0184 - 0182 01FC
Reserved
Table 5-10. Megamodule Cache Configuration Registers
HEX ADDRESS
0184 0000
ACRONYM
L2CFG
-
REGISTER NAME
L2 Cache Configuration Register
Reserved
0184 0004 - 0184 001F
0184 0020
L1PCFG
L1PCC
-
L1P Configuration Register
L1P Cache Control Register
Reserved
0184 0024
0184 0028 - 0184 003F
0184 0040
L1DCFG
L1DCC
-
L1D Configuration Register
L1D Cache Control Register
Reserved
0184 0044
0184 0048 - 0184 0FFF
0184 1000 - 0184 104F
0184 1050 - 0184 3FFF
0184 4000
-
See Table 5-13, CPU Megamodule Bandwidth Management Registers
Reserved
-
L2WBAR
L2WWC
-
L2 Writeback Base Address Register - for Block Writebacks
L2 Writeback Word Count Register
0184 4004
0184 4008 - 0184 400C
0184 4010
Reserved
L2WIBAR
L2WIWC
L2IBAR
L2IWC
L1PIBAR
L1PIWC
L1DWIBAR
L1DWIWC
-
L2 Writeback and Invalidate Base Address Register - for Block Writebacks
L2 Writeback and Invalidate Word Count Register
L2 Invalidate Base Address Register
0184 4014
0184 4018
0184 401C
L2 Invalidate Word Count Register
0184 4020
L1P Invalidate Base Address Register
0184 4024
L1P Invalidate Word Count Register
0184 4030
L1D Writeback and Invalidate Base Address Register
L1D Writeback and Invalidate Word Count Register
Reserved
0184 4034
0184 4038
0184 4040
L1DWBAR
L1D Writeback Base Address Register - for Block Writebacks
66
C64x+ Megamodule
Submit Documentation Feedback