欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320TCI6487 参数 Datasheet PDF下载

TMS320TCI6487图片预览
型号: TMS320TCI6487
PDF下载: 下载PDF文件 查看货源
内容描述: 通信基础设施数字信号处理器 [Communications Infrastructure Digital Signal Processor]
分类和应用: 数字信号处理器通信
文件页数/大小: 206 页 / 2183 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320TCI6487的Datasheet PDF文件第194页浏览型号TMS320TCI6487的Datasheet PDF文件第195页浏览型号TMS320TCI6487的Datasheet PDF文件第196页浏览型号TMS320TCI6487的Datasheet PDF文件第197页浏览型号TMS320TCI6487的Datasheet PDF文件第199页浏览型号TMS320TCI6487的Datasheet PDF文件第200页浏览型号TMS320TCI6487的Datasheet PDF文件第201页浏览型号TMS320TCI6487的Datasheet PDF文件第202页  
TMS320TCI6487  
TMS320TCI6488  
Communications Infrastructure Digital Signal Processor  
SPRS358FAPRIL 2007REVISED AUGUST 2008  
www.ti.com  
8.22.1 Frame Synchronization (FSYNC) Register Description(s)  
Table 8-80. Frame Synchronization (FSYNC) Registers  
HEX ADDRESS  
0280 0000  
0280 00A0  
0280 00A4  
0280 00A8  
0280 00AC  
0280 00B0  
0280 00B4  
0280 00B8  
0280 00BC  
0280 00C0  
0280 00C4  
0280 00C8  
0280 00CC  
0280 00D0  
0280 0080  
0280 0084  
0280 0088  
0280 008C  
0280 0090  
0280 0094  
0280 0098  
0280 009C  
0280 0100  
0280 0128  
0280 012C  
0280 0130  
0280 0134  
0280 0138  
0280 013C  
0280 0140  
0280 0168  
0280 016C  
0280 0170  
0280 0174  
0280 0178  
0280 017C  
0280 0200  
0280 0258  
0280 0280  
0280 0300  
0280 0358  
0280 0380  
ACRONYM  
PID  
REGISTER NAME  
Peripheral Identification Register  
ERR_INT_MASK_1  
ERR_INT_SET  
ERR_INT_CLEAR  
ERR_END_OF_INT  
SCRATCH  
FSYNC ERR INT MASK 1 Register  
FSYNC ERR INT SET Register  
FSYNC ERR INT CLEAR Register  
FSYNC ERR END 0F INT Register  
FSYNC Scratch Register  
CTL1  
FSYNC Control Register 1  
CTL2  
FSYNC Control Register 2  
EMUCTL  
FSYNC Emulation Control Register  
FSYNC Emulation Mask Register  
FSYNC RP1 Type Select Register  
FSYNC Update Register  
EMUMASK  
RP1TS  
UPDATE  
RP3INIT  
FSYNC RP3 Init Register  
SYSINIT  
FSYNC System Init Register  
ERR_INT_SRC_RAW  
ERR_MASK_STAT_0  
ERR_MASK_STAT_1  
ERR_SET_MASK_0  
ERR_SET_MASK_1  
ERR_CLEAR_MASK_0  
ERR_CLEAR_MASK_1  
ERR_INT_MASK_0  
RP3TC  
FSYNC ERR INT SRC RAW Register  
FSYNC ERR MASK STATUS 0 Register  
FSYNC ERR MASK STATUS 1 Register  
FSYNC ERR SET MASK 0 Register  
FSYNC ERR SET MASK 1 Register  
FSYNC ERR CLEAR MASK 0 Register  
FSYNC ERR CLEAR MASK 1 Register  
FSYNC ERR INT MASK 0 Register  
FSYNC RP3 Terminal Count Entry  
FSYNC TOD Capture Register 1  
FSYNC TOD Capture Register 2  
FSYNC RP3 Capture Register 1  
FSYNC RP3 Capture Register 2  
FSYNC SYS Capture Register 1  
FSYNC SYS Capture Register 2  
FSYNC System Terminal Count Entry  
FSYNC System Terminal Count Register  
FSYNC RP3 Terminal Count Register  
FSYNC Type Capture Register  
TOD1  
FSYNC_TOD2  
RP31  
RP32  
SYS1  
SYS2  
SYSTC_RAM  
SYSTC  
RP3TC  
TYPE  
TODVAL  
FSYNC TOD VAL Register  
RP3VAL  
FSYNC RP3 VAL Register  
SYSVAL  
FSYNC System VAL Register  
EGMCTRL  
FSYNC Mask Event Generator Control Register  
FSYNC Counter Event Generator Control Register  
FSYNC Mask Event Generator Mask  
FSYNC Mask Event Generator Offset Value  
FSYNC Counter Event Generator Control Register  
FSYNC Event Force Register  
EGCCTRL  
EGMMASK  
EGMOFFSET  
EGMCTCOUNT  
EVTFORCE  
198  
Peripheral Information and Electrical Specifications  
Submit Documentation Feedback  
 复制成功!