欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5420GGU200 参数 Datasheet PDF下载

TMS320VC5420GGU200图片预览
型号: TMS320VC5420GGU200
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSOR]
分类和应用: 数字信号处理器
文件页数/大小: 82 页 / 1124 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5420GGU200的Datasheet PDF文件第30页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第31页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第32页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第33页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第35页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第36页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第37页浏览型号TMS320VC5420GGU200的Datasheet PDF文件第38页  
ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆꢇ ꢈꢉꢄ ꢅ  
ꢊ ꢋ ꢌꢍ ꢎꢏꢐ ꢑꢋ ꢒ ꢀ ꢎ ꢋ ꢓꢋ ꢀꢔꢕ ꢂ ꢋ ꢓꢒ ꢔꢕ ꢐ ꢖꢑ ꢇꢍꢂ ꢂꢑ ꢖ  
SPRS080F − MARCH 1999 − REVISED OCTOBER 2008  
memory-mapped registers (continued)  
Table 10. Peripheral Memory-Mapped Registers for Each DSP Subsystem  
ADDRESS  
NAME  
DRR20  
DESCRIPTION  
DEC  
HEX  
32  
20  
McBSP 0 Data Receive Register 2  
McBSP 0 Data Receive Register 1  
McBSP 0 Data Transmit Register 2  
McBSP 0 Data Transmit Register 1  
Timer Register  
DRR10  
DXR20  
DXR10  
TIM  
33  
21  
34  
22  
35  
23  
36  
24  
PRD  
37  
25  
Timer Period Register  
TCR  
38  
26  
Timer Control Register  
39  
27  
Reserved  
SWWSR  
BSCR  
40  
28  
Software Wait-State Register  
Bank-Switching Control Register  
Reserved  
41  
29  
42  
2A  
SWCR  
HPIC  
43  
2B  
Software Wait-State Control Register  
HPI Control Register (HMODE=0 only)  
Reserved  
44  
2C  
45−47  
48  
2D−2F  
30  
DRR22  
DRR12  
DXR22  
DXR12  
SPSA2  
SPSD2  
McBSP 2 Data Receive Register 2  
McBSP 2 Data Receive Register 1  
McBSP 2 Data Transmit Register 2  
McBSP 2 Data Transmit Register 1  
49  
31  
50  
32  
51  
33  
52  
34  
McBSP 2 Subbank Address Register  
53  
35  
McBSP 2 Subbank Data Register  
Reserved  
54−55  
56  
36−37  
38  
SPSA0  
SPSD0  
McBSP 0 Subbank Address Register  
57  
39  
McBSP 0 Subbank Data Register  
58−59  
60  
3A−3B  
3C  
Reserved  
GPIO  
General-Purpose I/O Register  
Reserved  
61−63  
64  
3D−3F  
40  
DRR21  
DRR11  
DXR21  
DXR11  
McBSP 1 Data Receive Register 2  
McBSP 1 Data Receive Register 1  
McBSP 1 Data Transmit Register 2  
McBSP 1 Data Transmit Register 1  
Reserved  
65  
41  
66  
42  
67  
43  
68−71  
72  
44−47  
48  
SPSA1  
SPSD1  
McBSP 1 Subbank Address Register  
73  
49  
McBSP 1 Subbank Data Register  
74−83  
84  
4A−53  
54  
Reserved  
DMPREC  
DMSA  
DMSDI  
DMSDN  
CLKMD  
DMA Priority and Enable Control Register  
85  
55  
DMA Subbank Address Register  
DMA Subbank Data Register with Autoincrement  
86  
56  
DMA Subbank Data Register  
87  
57  
88  
58  
Clock Mode Register (CLKMD)  
Reserved  
89−95  
59−5F  
See Table 11 for a detailed description of the McBSP control registers and their subaddresses.  
See Table 12 for a detailed description of the DMA sub-bank addressed registers.  
34  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 复制成功!