欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320DM6437 参数 Datasheet PDF下载

TMS320DM6437图片预览
型号: TMS320DM6437
PDF下载: 下载PDF文件 查看货源
内容描述: 数字媒体处理器 [Digital Media Processor]
分类和应用:
文件页数/大小: 309 页 / 2412 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320DM6437的Datasheet PDF文件第114页浏览型号TMS320DM6437的Datasheet PDF文件第115页浏览型号TMS320DM6437的Datasheet PDF文件第116页浏览型号TMS320DM6437的Datasheet PDF文件第117页浏览型号TMS320DM6437的Datasheet PDF文件第119页浏览型号TMS320DM6437的Datasheet PDF文件第120页浏览型号TMS320DM6437的Datasheet PDF文件第121页浏览型号TMS320DM6437的Datasheet PDF文件第122页  
TMS320DM6437  
Digital Media Processor  
www.ti.com  
SPRS345BNOVEMBER 2006REVISED MARCH 2007  
3.7.3.2 Peripherals Spanning Multiple Pin Mux Blocks  
Some peripherals span multiple Pin Mux Blocks. To use these peripherals, they must be selected in all of  
the relevant Pin Mux Blocks. The following is the list of peripherals that span multiple Pin Mux Blocks:  
PCI: PCI pins span across the Host Block, EMIFA/VPSS Block Sub-Block 0 and Sub-Block 3, PCI  
Data Block, and GPIO Block. To select PCI pins, program PINMUX registers as follows:  
Host Block: PCIEN = 1, HOSTBK = 000  
EMIFA/VPSS Block: Select either Major Configuration Option F or G. For more details on the  
PINMUX settings associated with Major Configuration Options F or G, see Section 3.7.3.13,  
EMIFA/VPSS BLock Muxing.  
PCI Data Block: PCIEN = 1  
GPIO Block: PCIEN = 1  
McBSP0: Six McBSP0 pins are located in the Serial Port Sub-Block 0, but the CLKS0 pin is muxed in  
the Timer0 Block. To select McBSP0 pins, program PINMUX registers as follows:  
Serial Port Sub-Block 0: SPBK0 = 01  
Timer0 Block: If CLKS0 pin is desired, program TIM0BK = 10 or 11.  
McBSP1: Six McBSP1 pins are located in the Serial Port Sub-Block 1, but the CLKS1 pin is muxed in  
the Timer0 Block. To select McBSP1 pins, program PINMUX registers as follows:  
Serial Port Sub-Block 1: SPBK1 = 01 (if both McBSP1 transmit and receive pins are needed) or  
11 (if only McBSP1 transmit pins are needed)  
Timer0 Block: If CLKS1 pin is desired, program TIM0BK = 10.  
UART0: The two UART0 data pins are located in the UART0 Data Block, but the two UART0 flow  
control pins are located in the UART0 Flow Control Block. To select UART0, program PINMUX  
registers as follows:  
UART0 Data Block: UR0BK = 1  
UART0 Flow Control Block: If flow control pins are desired, program UR0FCBK = 01.  
3.7.3.3 Host Block Muxing  
This block of 27 pins consists of PCI, HPI, VLYNQ, EMAC, MDIO, and GPIO muxed pins. The following  
register fields select the pin functions in the Host Block:  
PINMUX1.PCIEN  
PINMUX1.HOSTBK  
Table 3-22 summarizes the 27 pins in the Host Block, the multiplexed function on each pin, and the  
PINMUX configurations to select the corresponding function.  
118  
Device Configurations  
Submit Documentation Feedback  
 
 
 复制成功!