TMS320C6672
Multicore Fixed and Floating-Point Digital Signal Processor
SPRS708C—February 2012
www.ti.com
Table 7-39
CIC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 3 of 4)
Input Event# on CIC
System Interrupt
TRACER_SEM_INTD
PSC_ALLINT
Description
85
86
87
88
89
90
Tracer sliding time window interrupt for semaphore
Power/sleep controller interrupt
MSMC_SCRUB_CERROR
BOOTCFG_INTD
Correctable (1-bit) soft error detected during scrub cycle
Chip-level MMR error register
PO_VCON_SMPSERR_INTR
SmartReflex VolCon error status
MPU0_INTD (MPU0_ADDR_ERR_INT and MPU0 addressing violation interrupt and protection violation interrupt.
MPU0_PROT_ERR_INT combined)
91
92
QM_INT_PASS_TXQ_PEND_13
Queue manager pend event
MPU1_INTD (MPU1_ADDR_ERR_INT and MPU1 addressing violation interrupt and protection violation interrupt.
MPU1_PROT_ERR_INT combined)
93
94
QM_INT_PASS_TXQ_PEND_14
Queue manager pend event
MPU2_INTD (MPU2_ADDR_ERR_INT and MPU2 addressing violation interrupt and protection violation interrupt.
MPU2_PROT_ERR_INT combined)
95
96
QM_INT_PASS_TXQ_PEND_15
Queue manager pend event
MPU3_INTD (MPU3_ADDR_ERR_INT and MPU3 addressing violation interrupt and protection violation interrupt.
MPU3_PROT_ERR_INT combined)
97
QM_INT_PASS_TXQ_PEND_16
MSMC_dedc_cerror
MSMC_dedc_nc_error
MSMC_scrub_nc_error
Reserved
Queue manager pend event
98
Correctable (1-bit) soft error detected on SRAM read
Non-correctable (2-bit) soft error detected on SRAM read
Non-correctable (2-bit) soft error detected during scrub cycle
99
100
101
102
103
104
105
105
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
MSMC_mpf_error8
MSMC_mpf_error9
MSMC_mpf_error10
MSMC_mpf_error11
MSMC_mpf_error12
MSMC_mpf_error13
MSMC_mpf_error14
MSMC_mpf_error15
DDR3_ERR
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
Memory protection fault indicators for each system master PrivID
DDR3 EMIF error interrupt
HyperLink interrupt
VUSR_INT_O
INTDST0
RapidIO interrupt
INTDST1
RapidIO interrupt
INTDST2
RapidIO interrupt
INTDST3
RapidIO interrupt
INTDST4
RapidIO interrupt
INTDST5
RapidIO interrupt
INTDST6
RapidIO interrupt
INTDST7
RapidIO interrupt
INTDST8
RapidIO interrupt
INTDST9
RapidIO interrupt
INTDST10
RapidIO interrupt
INTDST11
RapidIO interrupt
INTDST12
RapidIO interrupt
INTDST13
RapidIO interrupt
Copyright 2012 Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 163
TI [ TEXAS INSTRUMENTS ]
