欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6672ACYP25 参数 Datasheet PDF下载

TMS320C6672ACYP25图片预览
型号: TMS320C6672ACYP25
PDF下载: 下载PDF文件 查看货源
内容描述: 多核固定和浮点数字信号处理器 [Multicore Fixed and Floating-Point Digital Signal Processor]
分类和应用: 数字信号处理器
文件页数/大小: 228 页 / 2410 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6672ACYP25的Datasheet PDF文件第154页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第155页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第156页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第157页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第159页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第160页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第161页浏览型号TMS320C6672ACYP25的Datasheet PDF文件第162页  
TMS320C6672  
Multicore Fixed and Floating-Point Digital Signal Processor  
SPRS708C—February 2012  
www.ti.com  
Table 7-38  
TMS320C6672 System Event Mapping — C66x CorePac Primary Interrupts (Part 2 of 4)  
Event Number  
Interrupt Event  
Description  
3
4
5
6
7
8
9
EVT3  
TETBHFULLINTn (1)  
Event combiner 3 output  
TETB is half full  
(1)  
TETBFULLINTn  
TETB is full  
TETBACQINTn (1)  
TETBOVFLINTn (1)  
TETBUNFLINTn (1)  
EMU_DTDMA  
Acquisition has been completed  
Overflow condition interrupt  
Underflow condition interrupt  
ECM interrupt for:  
1. Host scan access  
2. DTDMA transfer complete  
3. AET interrupt  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
MSMC_mpf_errorn (2)  
EMU_RTDXRX  
Memory protection fault indicators for local core  
RTDX receive complete  
EMU_RTDXTX  
RTDX transmit complete  
IDMA0  
IDMA channel 0 interrupt  
IDMA1  
SEMERRn (3)  
SEMINTn (3)  
PCIExpress_MSI_INTn (4)  
TSIP0_ERRINT[n] (5)  
TSIP1_ERRINT[n] (5)  
INTDST(n+16) (6)  
IDMA channel 1 interrupt  
Semaphore error interrupt  
Semaphore interrupt  
Message signaled interrupt mode  
TSIP0 receive/transmit error interrupt  
TSIP1 receive/transmit error interrupt  
SRIO Interrupt  
CIC0_OUT(32+0+11*n)  
CIC0_OUT(32+1+11*n)  
CIC0_OUT(32+2+11*n)  
CIC0_OUT(32+3+11*n)  
CIC0_OUT(32+4+11*n)  
CIC0_OUT(32+5+11*n)  
CIC0_OUT(32+6+11*n)  
CIC0_OUT(32+7+11*n)  
CIC0_OUT(32+8+11*n)  
CIC0_OUT(32+9+11*n)  
CIC0_OUT(32+10+11*n)  
QM_INT_LOW_0  
QM_INT_LOW_1  
QM_INT_LOW_2  
QM_INT_LOW_3  
QM_INT_LOW_4  
QM_INT_LOW_5  
QM_INT_LOW_6  
QM_INT_LOW_7  
QM_INT_LOW_8  
QM_INT_LOW_9  
QM_INT_LOW_10  
QM_INT_LOW_11  
QM_INT_LOW_12  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
Interrupt Controller Output  
QM Interrupt for 0~31 Queues  
QM Interrupt for 32~63 Queues  
QM Interrupt for 64~95 Queues  
QM Interrupt for 96~127 Queues  
QM Interrupt for 128~159 Queues  
QM Interrupt for 160~191 Queues  
QM Interrupt for 192~223 Queues  
QM Interrupt for 224~255 Queues  
QM Interrupt for 256~287 Queues  
QM Interrupt for 288~319 Queues  
QM Interrupt for 320~351 Queues  
QM Interrupt for 352~383 Queues  
QM Interrupt for 384~415 Queues  
158  
Peripheral Information and Electrical Specifications  
Copyright 2012 Texas Instruments Incorporated  
 复制成功!