欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6416TZLZ7 参数 Datasheet PDF下载

TMS320C6416TZLZ7图片预览
型号: TMS320C6416TZLZ7
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSORS]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 140 页 / 2016 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第126页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第127页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第128页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第129页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第131页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第132页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第133页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第134页  
ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆ ꢇ ꢈꢉ ꢈꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢋꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢇ ꢀ  
ꢌ ꢍ ꢎꢏ ꢐꢑꢒ ꢓꢍ ꢔ ꢀ ꢐꢍ ꢕ ꢍ ꢀꢖꢗ ꢂ ꢍ ꢕꢔ ꢖꢗ ꢒ ꢘꢓ ꢆꢏ ꢂꢂꢓ ꢘꢂ  
SPRS226H − NOVEMBER 2003 − REVISED AUGUST 2005  
UTOPIA SLAVE TIMING [C6415T AND C6416T ONLY] (CONTINUED)  
timing requirements for UTOPIA Slave receive (see Figure 60)  
−600, −720  
−850, −1G  
NO.  
UNIT  
MIN  
4
MAX  
1
2
3
4
t
t
t
t
Setup time, URDATA valid before URCLK high  
Hold time, URDATA valid after URCLK high  
Setup time, URADDR valid before URCLK high  
Hold time, URADDR valid after URCLK high  
ns  
ns  
ns  
ns  
su(URDV-URCH)  
h(URCH-URDV)  
su(URAV-URCH)  
h(URCH-URAV)  
1
4
1
9
t
t
t
t
Setup time, URENB low before URCLK high  
Hold time, URENB low after URCLK high  
Setup time, URSOC high before URCLK high  
Hold time, URSOC high after URCLK high  
4
1
4
1
ns  
ns  
ns  
ns  
su(URENBL-URCH)  
h(URCH-URENBL)  
su(URSH-URCH)  
h(URCH-URSH)  
10  
11  
12  
switching characteristics over recommended operating conditions for UTOPIA Slave receive  
(see Figure 60)  
−600, −720  
−850, −1G  
NO.  
PARAMETER  
UNIT  
MIN  
MAX  
5
6
7
8
t
t
t
t
Delay time, URCLK high to URCLAV driven active value  
Delay time, URCLK high to URCLAV driven inactive low  
Delay time, URCLK high to URCLAV going Hi-Z  
3
12  
ns  
ns  
ns  
ns  
d(URCH-URCLAV)  
3
9
3
12  
d(URCH-URCLAVL)  
d(URCH-URCLAVHZ)  
w(URCLAVL-URCLAVHZ)  
18.5  
Pulse duration (low), URCLAV low to URCLAV Hi-Z  
URCLK  
2
1
URDATA[7:0]  
URADDR[4:0]  
P48  
0x1F  
N
H1  
H2  
H3  
4
5
3
N
N+1  
0x1F  
N+2  
8
0x1F  
7
6
URCLAV  
URENB  
URSOC  
N+1  
N+2  
10  
9
11  
12  
The UTOPIA Slave module has signals that are middle-level signals indicating a high-impedance state (i.e., the URCLAV and  
URSOC signals).  
Figure 60. UTOPIA Slave Receive Timing  
130  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 复制成功!