欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2809 参数 Datasheet PDF下载

TMS320F2809图片预览
型号: TMS320F2809
PDF下载: 下载PDF文件 查看货源
内容描述: - 12号的铝制车身绘( RAL 7032 ) []
分类和应用:
文件页数/大小: 134 页 / 1127 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2809的Datasheet PDF文件第45页浏览型号TMS320F2809的Datasheet PDF文件第46页浏览型号TMS320F2809的Datasheet PDF文件第47页浏览型号TMS320F2809的Datasheet PDF文件第48页浏览型号TMS320F2809的Datasheet PDF文件第50页浏览型号TMS320F2809的Datasheet PDF文件第51页浏览型号TMS320F2809的Datasheet PDF文件第52页浏览型号TMS320F2809的Datasheet PDF文件第53页  
TMS320F2809, TMS320F2808, TMS320F2806  
TMS320F2802, TMS320F2801, UCD9501  
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs  
www.ti.com  
SPRS230HOCTOBER 2003REVISED JUNE 2006  
reset or WDINT interrupt. However, when the external input clock fails, the watchdog counter stops  
decrementing (i.e., the watchdog counter does not change with the limp-mode clock). In addition to this,  
the device will be reset and the “Missing Clock Status” (MCLKSTS) bit will be set. These conditions could  
be used by the application firmware to detect the input clock failure and initiate necessary shut-down  
procedure for the system.  
NOTE  
Applications in which the correct CPU operating frequency is absolutely critical should  
implement a mechanism by which the DSP will be held in reset, should the input clocks  
ever fail. For example, an R-C circuit may be used to trigger the XRS pin of the DSP,  
should the capacitor ever get fully charged. An I/O pin may be used to discharge the  
capacitor on a periodic basis to prevent it from getting fully charged. Such a circuit would  
also help in detecting failure of the flash memory and the VDD3VFL rail.  
3.6.2 Watchdog Block  
The watchdog block on the 280x is similar to the one used on the 240x and 281x devices. The watchdog  
module generates an output pulse, 512 oscillator clocks wide (OSCCLK), whenever the 8-bit watchdog up  
counter has reached its maximum value. To prevent this, the user disables the counter or the software  
must periodically write a 0x55 + 0xAA sequence into the watchdog key register which will reset the  
watchdog counter. Figure 3-14 shows the various functional blocks within the watchdog module.  
WDCR (WDPS(2:0))  
WDCR (WDDIS)  
WDCNTR(7:0)  
OSCCLK  
WDCLK  
8-Bit  
Watchdog  
Counter  
CLR  
Watchdog  
Prescaler  
/512  
Clear Counter  
Internal  
Pullup  
WDKEY(7:0)  
WDRST  
WDINT  
Generate  
Output Pulse  
(512 OSCCLKs)  
Watchdog  
55 + AA  
Key Detector  
Good Key  
XRS  
Bad  
WDCHK  
Key  
Core-reset  
SCSR (WDENINT)  
WDCR (WDCHK(2:0))  
1
0
1
(A)  
WDRST  
A. The WDRST signal is driven low for 512 OSCCLK cycles.  
Figure 3-14. Watchdog Module  
The WDINT signal enables the watchdog to be used as a wakeup from IDLE/STANDBY mode.  
Functional Overview  
49  
 
 复制成功!