欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLK10002 参数 Datasheet PDF下载

TLK10002图片预览
型号: TLK10002
PDF下载: 下载PDF文件 查看货源
内容描述: 10Gbps的双通道多速率收发器 [10Gbps Dual-Channel Multi-Rate Transceiver]
分类和应用:
文件页数/大小: 73 页 / 619 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLK10002的Datasheet PDF文件第47页浏览型号TLK10002的Datasheet PDF文件第48页浏览型号TLK10002的Datasheet PDF文件第49页浏览型号TLK10002的Datasheet PDF文件第50页浏览型号TLK10002的Datasheet PDF文件第52页浏览型号TLK10002的Datasheet PDF文件第53页浏览型号TLK10002的Datasheet PDF文件第54页浏览型号TLK10002的Datasheet PDF文件第55页  
TLK10002  
www.ti.com  
SLLSE75 MAY 2011  
MISC_CONTROL_3 Address: 0x1C Default: 0x3000  
BIT(s)  
1C.15  
1C.14  
1C.13  
NAME  
DESCRIPTION  
ACCESS  
RW  
RESERVED  
RESERVED  
CLKOUT_B_EN  
For TI use only. (Default 1b0)  
For TI use only. (Default 1b0)  
RW  
Output clock enable  
RW  
0 = Holds CLKOUTBP/N output to a fixed value  
1 = Allows CLKOUTBP/N output to toggle normally (Default 1'b1)  
Output clock enable  
1C.12  
CLKOUT_A_EN  
RW  
RW  
0 = Holds CLKOUTAP/N output to a fixed value  
1 = Allows CLKOUTAP/N output to toggle normally (Default 1'b1)  
For TI use only. (Default 10b0000000000)  
1C.9:0  
RESERVED  
LAS_STATUS_2 Address: 0x1D Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
RO  
1D.15:12  
1D.11:8  
1D.7:4  
LAS_LN3_ALIGN_PTR[3:0] LAS Lane align FIFO character location for lane 3.  
LAS_LN2_ALIGN_PTR[3:0] LAS Lane align FIFO character location for lane 2.  
LAS_LN1_ALIGN_PTR[3:0] LAS Lane align FIFO character location for lane 1.  
LAS_LN0_ALIGN_PTR[3:0] LAS Lane align FIFO character location for lane 0.  
RO  
RO  
1D.3:0  
RO  
EXT_ADDRESS_CONTROL Address: 0x1E Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
1E.15:0  
EXT_ADDR_CONTROL[15:0] This register should be written with the extended register address to be  
RW  
written/read. Contents of address written in this register can be accessed from  
Register 0x1F. (Default 4h0000)  
EXT_ADDRESS_DATA Address: 0x1F Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
1F.15:0  
EXT_ADDR_DATA[15:0]  
This register contains the data associated with the register address written in  
Register 0x1E  
RO  
TI_ RESERVED_STATUS_2 Address: 0x8000 Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
8000.15:0 RESERVED  
For TI use only.  
RO  
TI_RESERVED_STATUS_3 Address: 0x8001 Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
8001.15:0 RESERVED  
For TI use only.  
RO  
TI_RESERVED_STATUS_4 Address: 0x8002 Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
8002.15:0 RESERVED  
For TI use only.  
RO  
TI_RESERVED_STATUS_5 Address: 0x8003 Default: 0x0000  
BIT(s)  
NAME  
DESCRIPTION  
ACCESS  
8003.15:0 RESERVED  
For TI use only.  
RO  
Copyright © 2011, Texas Instruments Incorporated  
51  
 复制成功!