欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLC5970RHPR 参数 Datasheet PDF下载

TLC5970RHPR图片预览
型号: TLC5970RHPR
PDF下载: 下载PDF文件 查看货源
内容描述: 3通道, 12位, PWM LED驱动器,降压型DC / DC转换器和差分信号接口 [3-Channel, 12-Bit, PWM LED Driver with Buck DC/DC Converter and Differential Signal Interface]
分类和应用: 显示驱动器转换器驱动程序和接口接口集成电路
文件页数/大小: 48 页 / 635 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLC5970RHPR的Datasheet PDF文件第30页浏览型号TLC5970RHPR的Datasheet PDF文件第31页浏览型号TLC5970RHPR的Datasheet PDF文件第32页浏览型号TLC5970RHPR的Datasheet PDF文件第33页浏览型号TLC5970RHPR的Datasheet PDF文件第35页浏览型号TLC5970RHPR的Datasheet PDF文件第36页浏览型号TLC5970RHPR的Datasheet PDF文件第37页浏览型号TLC5970RHPR的Datasheet PDF文件第38页  
TLC5970  
SBVS140 MARCH 2010  
www.ti.com  
The data bit assignments are shown in Table 9 and Figure 27. OUTn set the current ratio in select BC data; see  
Table 3.  
Table 9. Global Brightness Control and Function Control Data Latch Bit Assignment  
BIT NUMBER  
BIT NAME  
DESCRIPTION  
6-0  
BCDATA  
Global brightness control (BC) data for all outputs (default = 7Fh)  
Auto data refresh (default = 0)  
0 = Disabled; the GS and BC first and second data latches are  
simultaneously updated by the internal data latch pulse.  
1 = Enabled; the GS and BC second data latches are updated with  
the data in the first latch at the 4096th rising edge of the grayscale  
clock or the display timing reset timing.  
7
8
9
DATRFH  
DSPRPT  
EXTCLK  
Auto display repeat (default = 0)  
0 = Disabled; all OUTn on/off controls are not repeated. The output  
is turned on and off one time only after the GS clock counter is reset.  
1 = Enabled; all OUTn on/off controls are repeated according to the  
4096th GS clock after the GS clock counter is reset.  
External grayscale clock select (default = 0)  
0 = Internal clock is selected; each OUTn on/off control timing is  
synchronized with the internal clock.  
1 = External clock is selected; each OUTn on/off timing control is  
synchronized with the shift clock generated by the differential signal  
with the SCKA and SCKB input pin.  
Display timing reset (default = 0)  
0 = Disabled; the GS clock counter is not reset and all OUTn are not  
forced off when the internal latch pulse is generated for GS data  
writing. This bit is always '0' when the internal clock is selected.  
1 = Enabled; the GS clock counter is reset and all OUTn are forced  
off whenever an internal latch pulse is generated for GS data writing.  
This bit can be set to '1' only when the external clock is selected.  
10  
TMGRST  
Dot Correction (DC) data write control (default = 0)  
0 = Disabled; the DC data latch is fixed to the DC data in the  
EEPROM and DC data cannot be changed.  
1 = Enabled; the DC data latch is not fixed to the DC data in the  
EEPROM and the data in the DC data latch can be changed via  
serial interface.  
11  
DCENA  
No assigned bit (24-bit data).  
No function has not been assigned to these bits. If any data are  
written to these bits, device operation is not affected.  
35-12  
Function Control and Global Brightness Control First Data Latch  
MSB  
11  
LSB  
0
10  
9
8
7
6
5
4
3
2
1
DC Data Display External  
Timing  
Reset  
Auto Auto  
Display Data  
Repeat Refresh  
Global  
Global  
Global  
Global Global  
BC Data BC Data BC Data BC Data BC Data BC Data BC Data  
Global  
Global  
Write  
Control  
GS  
Clock  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
MSB  
6
LSB  
0
5
4
3
2
1
Global  
Global  
Global  
Global  
Global  
Global  
Global  
4
BC Data BC Data BC Data BC Data BC Data BC Data BC Data  
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0  
Global Brightness Control  
Second Data Latch  
7
To Constant-Current  
Control Block  
To Display Timing  
Control Block  
To Constant-Current Control Block  
Figure 27. Function Control Data Latch Bit Assignment  
34  
Submit Documentation Feedback  
Copyright © 2010, Texas Instruments Incorporated  
Product Folder Link(s): TLC5970  
 
 
 复制成功!