RM46L450
RM46L850
SPNS184 –SEPTEMBER 2012
www.ti.com
4.9 Device Memory Map
4.9.1 Memory Map Diagram
The figure below shows the device memory map.
0xFFFFFFFF
SYSTEM Modules
0xFFF80000
Peripherals - Frame 1
0xFF000000
0xFE000000
CRC
RESERVED
0xFCFFFFFF
0xFC000000
Peripherals - Frame 2
RESERVED
0xF07FFFFF
Flash Module Bus2 Interface
(Flash ECC, OTP and
EEPROM Emulation accesses)
0xF0000000
RESERVED
0x87FFFFFF
0x80000000
EMIF (64MB)
SDRAM
CS0
RESERVED
reserved
CS4
0x6FFFFFFF
0x60000000
0x6C000000
EMIF (32kB * 3)
0x68000000
CS3
CS2
Async RAM
0x64000000
RESERVED
0x2013FFFF
0x20000000
Flash (1.25MB) (Mirrored Image)
RESERVED
0x0842FFFF
0x08400000
RAM - ECC
RESERVED
0x0802FFFF
0x08000000
RAM (192KB)
RESERVED
0x0013FFFF
0x00000000
Flash (1.25MB)
Figure 4-10. Memory Map
The Flash memory is mirrored to support ECC logic testing. The base address of the mirrored Flash
image is 0x2000 0000.
74
System Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Links: RM46L450 RM46L850
Copyright © 2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
