欢迎访问ic37.com |
会员登录 免费注册
发布采购

RM46L450PGET 参数 Datasheet PDF下载

RM46L450PGET图片预览
型号: RM46L450PGET
PDF下载: 下载PDF文件 查看货源
内容描述: RM46Lx50 16位/ 32位RISC闪存微控制器 [RM46Lx50 16/32-Bit RISC Flash Microcontroller]
分类和应用: 闪存微控制器
文件页数/大小: 172 页 / 2534 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号RM46L450PGET的Datasheet PDF文件第120页浏览型号RM46L450PGET的Datasheet PDF文件第121页浏览型号RM46L450PGET的Datasheet PDF文件第122页浏览型号RM46L450PGET的Datasheet PDF文件第123页浏览型号RM46L450PGET的Datasheet PDF文件第125页浏览型号RM46L450PGET的Datasheet PDF文件第126页浏览型号RM46L450PGET的Datasheet PDF文件第127页浏览型号RM46L450PGET的Datasheet PDF文件第128页  
RM46L450  
RM46L850  
SPNS184 SEPTEMBER 2012  
www.ti.com  
5.3 Enhanced Quadrature Encoder (eQEP)  
Figure 5-4 shows the eQEP module interconnections on the device.  
VBus32  
EQEP1A  
EQEP1B  
EQEP1ENCLK  
VCLK4  
SYS_nRST  
EQEP1I  
EQEP1IO  
EQEP1IOE  
EQEP1  
Module  
EPWM1/../7  
EQEP1INTn  
EQEP1ERR  
VIM  
EQEP1S  
EQEP1SO  
EQEP1SOE  
IO  
Mux  
VBus32  
EQEP2A  
EQEP2B  
EQEP2ENCLK  
VCLK4  
SYS_nRST  
EQEP2I  
EQEP2IO  
EQEP2IOE  
EQEP2  
Module  
EQEP2INTn  
EQEP2ERR  
VIM  
Connection  
Selection  
Mux  
EQEP2S  
EQEP2SO  
EQEP2SOE  
Figure 5-4. eQEP Module Interconnections  
5.3.1 Clock Enable Control for eQEPx Modules  
Device-level control registers are implemented to generate the EQEPxENCLK signals. When SYS_nRST  
is active low, the clock enables are ignored and the eQEPx logic is clocked so that it can reset to a proper  
state. When SYS_nRST goes in-active high, the state of clock enable is respected.  
Table 5-11. eQEPx Clock Enable Control  
ePWM Module Instance  
eQEP1  
Control Register to Enable Clock  
PINMMR40[16]  
Default Value  
1
1
eQEP2  
PINMMR40[24]  
The default value of the control registers to enable the clocks to the eQEPx modules is 1. This means that  
the VCLK4 clock connections to the eQEPx modules are enabled by default. The application can choose  
to gate off the VCLK4 clock to any eQEPx module individually by clearing the respective control register  
bit.  
5.3.2 Using eQEPx Phase Error to Trip ePWMx Outputs  
The eQEP module sets the EQEPERR signal output whenever a phase error is detected in its inputs  
EQEPxA and EQEPxB. This error signal from both the eQEP modules is input to the connection selection  
multiplexor. This multiplexor is defined in Table 5-3. As shown in Figure 5-1, the output of this selection  
multiplexor is inverted and connected to the TZ4n trip-zone input of all EPWMx modules. This connection  
allows the application to define the response of each ePWMx module on a phase error indicated by the  
eQEP modules.  
124  
Peripheral Information and Electrical Specifications  
Submit Documentation Feedback  
Product Folder Links: RM46L450 RM46L850  
Copyright © 2012, Texas Instruments Incorporated  
 
 复制成功!