欢迎访问ic37.com |
会员登录 免费注册
发布采购

OMAP-L137 参数 Datasheet PDF下载

OMAP-L137图片预览
型号: OMAP-L137
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗应用处理器 [Low-Power Applications Processor]
分类和应用:
文件页数/大小: 219 页 / 1837 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号OMAP-L137的Datasheet PDF文件第102页浏览型号OMAP-L137的Datasheet PDF文件第103页浏览型号OMAP-L137的Datasheet PDF文件第104页浏览型号OMAP-L137的Datasheet PDF文件第105页浏览型号OMAP-L137的Datasheet PDF文件第107页浏览型号OMAP-L137的Datasheet PDF文件第108页浏览型号OMAP-L137的Datasheet PDF文件第109页浏览型号OMAP-L137的Datasheet PDF文件第110页  
OMAP-L137 Low-Power Applications Processor  
SPRS563ASEPTEMBER 2008REVISED OCTOBER 2008  
www.ti.com  
EMA_A[1]  
EMA_A[2]  
EMA_D[7:0]  
EMA_CS[2]  
EMA_CS[3]  
EMA_WE  
ALE  
CLE  
DQ[7:0]  
CE1  
CE2  
WE  
NAND  
FLASH  
x8,  
MultiPlane  
EMA_OE  
EMIFA  
RE  
R/B1  
R/B2  
EMA_WAIT  
DVDD  
ALE  
CLE  
DQ[7:0]  
CE1  
CE2  
WE  
NAND  
FLASH  
x8,  
EMA_CS[4]  
EMA_CS[5]  
MultiPlane  
RE  
R/B1  
R/B2  
Figure 6-12. OMAP-L137 EMIFA Connection Diagram: Multiple NAND Flash Planes  
6.10.4 External Memory Interface (EMIF)  
Table 6-17 is a list of the EMIF registers. For more information about these registers, see the C674x DSP  
External Memory Interface (EMIF) User's Guide (literature number SPRU711).  
Table 6-17. External Memory Interface (EMIFA) Registers  
BYTE ADDRESS  
0x6800 0000  
0x6800 0004  
0x6800 0008  
0x6800 000C  
0x6800 0010  
0x6800 0014  
0x6800 0018  
0x6800 001C  
0x6800 0020  
0x6800 003C  
0x6800 0040  
0x6800 0044  
0x6800 0048  
0x6800 004C  
0x6800 0060  
0x6800 0064  
0x6800 0070  
0x6800 0074  
0x6800 0078  
0x6800 007C  
0x6800 00BC  
0x6800 00C0  
0x6800 00C4  
Register Name  
MIDR  
Register Description  
Module ID Register  
AWCC  
Asynchronous Wait Cycle Configuration Register  
SDRAM Configuration Register  
SDCR  
SDRCR  
SDRAM Refresh Control Register  
Asynchronous 1 Configuration Register  
Asynchronous 2 Configuration Register  
Asynchronous 3 Configuration Register  
Asynchronous 4 Configuration Register  
SDRAM Timing Register  
CE2CFG  
CE3CFG  
CE4CFG  
CE5CFG  
SDTIMR  
SDSRETR  
INTRAW  
SDRAM Self Refresh Exit Timing Register  
EMIFA Interrupt Raw Register  
INTMSK  
EMIFA Interrupt Mask Register  
INTMSKSET  
INTMSKCLR  
NANDFCR  
NANDFSR  
NANDF1ECC  
NANDF2ECC  
NANDF3ECC  
NANDF4ECC  
NAND4BITECCLOAD  
NAND4BITECC1  
NAND4BITECC2  
EMIFA Interrupt Mask Set Register  
EMIFA Interrupt Mask Clear Register  
NAND Flash Control Register  
NAND Flash Status Register  
NAND Flash 1 ECC Register (CS2 Space)  
NAND Flash 2 ECC Register (CS3 Space)  
NAND Flash 3 ECC Register (CS4 Space)  
NAND Flash 4 ECC Register (CS5 Space)  
NAND Flash 4-Bit ECC Load Register  
NAND Flash 4-Bit ECC Register 1  
NAND Flash 4-Bit ECC Register 2  
106  
Peripheral Information and Electrical Specifications  
Submit Documentation Feedback  
 
 复制成功!