欢迎访问ic37.com |
会员登录 免费注册
发布采购

NE5532PSE4 参数 Datasheet PDF下载

NE5532PSE4图片预览
型号: NE5532PSE4
PDF下载: 下载PDF文件 查看货源
内容描述: [DUAL OP-AMP, 5000uV OFFSET-MAX, 10MHz BAND WIDTH, PDSO8, PLASTIC, SO-8]
分类和应用: 放大器光电二极管
文件页数/大小: 142 页 / 1062 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号NE5532PSE4的Datasheet PDF文件第100页浏览型号NE5532PSE4的Datasheet PDF文件第101页浏览型号NE5532PSE4的Datasheet PDF文件第102页浏览型号NE5532PSE4的Datasheet PDF文件第103页浏览型号NE5532PSE4的Datasheet PDF文件第105页浏览型号NE5532PSE4的Datasheet PDF文件第106页浏览型号NE5532PSE4的Datasheet PDF文件第107页浏览型号NE5532PSE4的Datasheet PDF文件第108页  
XIO3130  
SLLS693FMAY 2007REVISED JANUARY 2010  
www.ti.com  
Table 4-71. Bit Descriptions – MSI Message Address Register  
BIT  
31:2  
1:0  
FIELD NAME  
ADDRESS  
RSVD  
ACCESS  
DESCRIPTION  
rw  
r
System-specified message address.  
Reserved. When read, these bits return zeros.  
4.3.40 MSI Message Upper Address Register  
This read/write register contains the upper 32 bits of the address that a MSI message shall be written to  
when an interrupt is to be signaled. If this register is 0000 0000h, 32-bit addressing is used in the MSI  
Message packet. Otherwise, 64-bit addressing is used.  
PCI register offset:  
Register type:  
78h  
Read/Write  
0000 0000h  
Default value:  
BIT NUMBER  
RESET STATE  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4.3.41 MSI Message Data Register  
This register contains the data that the software programmed the device to send when it sends an MSI  
message.  
PCI register offset:  
Register type:  
7Ch  
Read/Write  
0000h  
Default value:  
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-72. Bit Descriptions – MSI Data Register  
BIT  
FIELD NAME  
ACCESS  
DESCRIPTION  
System-specific message. This field contains the portion of the message that the XIO3130 can  
never modify.  
15:4  
MSG  
rw  
Message number. This portion of the message field may be modified to contain the message  
number if multiple messages are enabled. Since the XIO3130 downstream port only generates  
one MSI type, the XIO3130 hardware does not modify these bits.  
3:0  
MSG_NUM  
rw  
4.3.42 Capability ID Register  
This read-only register identifies the linked list item as the register for Subsystem ID and Subsystem  
Vendor ID Capabilities. This register returns 0Dh when read.  
PCI register offset:  
Register type:  
80h  
Read only  
0Dh  
Default value:  
104  
XIO3130 Configuration Register Space  
Copyright © 2007–2010, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): XIO3130  
 复制成功!