欢迎访问ic37.com |
会员登录 免费注册
发布采购

NE5532PSE4 参数 Datasheet PDF下载

NE5532PSE4图片预览
型号: NE5532PSE4
PDF下载: 下载PDF文件 查看货源
内容描述: [DUAL OP-AMP, 5000uV OFFSET-MAX, 10MHz BAND WIDTH, PDSO8, PLASTIC, SO-8]
分类和应用: 放大器光电二极管
文件页数/大小: 142 页 / 1062 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号NE5532PSE4的Datasheet PDF文件第99页浏览型号NE5532PSE4的Datasheet PDF文件第100页浏览型号NE5532PSE4的Datasheet PDF文件第101页浏览型号NE5532PSE4的Datasheet PDF文件第102页浏览型号NE5532PSE4的Datasheet PDF文件第104页浏览型号NE5532PSE4的Datasheet PDF文件第105页浏览型号NE5532PSE4的Datasheet PDF文件第106页浏览型号NE5532PSE4的Datasheet PDF文件第107页  
XIO3130  
www.ti.com  
SLLS693FMAY 2007REVISED JANUARY 2010  
BIT NUMBER  
RESET STATE  
7
6
5
4
3
2
1
0
1
0
0
0
0
0
0
0
4.3.38 MSI Message Control Register  
This register is used to control the sending of MSI messages.  
PCI register offset:  
Register type:  
72h  
Read/Write; Read Only  
0080h  
Default value:  
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
Table 4-70. Bit Descriptions – MSI Message Control Register  
BIT  
FIELD NAME  
ACCESS  
DESCRIPTION  
Reserved. When read, these bits return zeros.  
15:8  
RSVD  
r
64-bit message capability. This bit is read-only 1, which indicates that the XIO3130 downstream  
port supports 64-bit MSI message addressing.  
7
64CAP  
r
Multiple message enable. This field indicates the number of distinct messages that the XIO3130  
downstream port is allowed to generate.  
000 – 1 message  
001 – 2 messages  
010 – 4 messages  
011 – 8 messages  
100 – 16 messages  
101 – 32 messages  
110 – Reserved  
6:4  
MM_EN  
rw  
111 – Reserved  
Multiple message capabilities. This field indicates the number of distinct messages that the  
XIO3130 downstream port can generate. This field is read-only 000, which indicates that the  
downstream port can signal one interrupt.  
3:1  
0
MM_CAP  
MSI_EN  
r
MSI Enable. This bit is used to enable MSI interrupt signaling. The software must enable MSI  
signaling for the XIO3130 downstream port to send MSI messages.  
rw  
0 – MSI signaling is prohibited  
1 – MSI signaling is enabled  
4.3.39 MSI Message Address Register  
This register contains the lower 32 bits of the address that an MSI message shall be written to when an  
interrupt is to be signaled.  
PCI register offset:  
Register type:  
74h  
Read/Write; Read Only  
0000 0000h  
Default value:  
BIT NUMBER  
RESET STATE  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER  
RESET STATE  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Copyright © 2007–2010, Texas Instruments Incorporated  
XIO3130 Configuration Register Space  
103  
Submit Documentation Feedback  
Product Folder Link(s): XIO3130  
 复制成功!