欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F149IPMR 参数 Datasheet PDF下载

MSP430F149IPMR图片预览
型号: MSP430F149IPMR
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路装置PC时钟
文件页数/大小: 65 页 / 1221 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F149IPMR的Datasheet PDF文件第13页浏览型号MSP430F149IPMR的Datasheet PDF文件第14页浏览型号MSP430F149IPMR的Datasheet PDF文件第15页浏览型号MSP430F149IPMR的Datasheet PDF文件第16页浏览型号MSP430F149IPMR的Datasheet PDF文件第18页浏览型号MSP430F149IPMR的Datasheet PDF文件第19页浏览型号MSP430F149IPMR的Datasheet PDF文件第20页浏览型号MSP430F149IPMR的Datasheet PDF文件第21页  
ꢀ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇ ꢄ ꢆ ꢈ ꢀ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇ ꢃ ꢆ ꢈ ꢀ ꢁꢂꢃ ꢄꢅ ꢆꢇꢃ ꢆꢇ  
ꢀ ꢉꢊꢋ ꢌ ꢁꢉ ꢍ ꢎꢏꢐ ꢀ ꢉꢑꢒꢓ ꢑꢓ ꢎꢔ ꢒꢓ ꢐꢐ ꢋꢒ  
SLAS272F − JULY 2000 − REVISED JUNE 2004  
peripherals  
Peripherals are connected to the CPU through data, address, and control busses and can be handled using  
all instructions. For complete module descriptions, see the MSP430x1xx Family User’s Guide, literature number  
SLAU049.  
digital I/O  
There are six 8-bit I/O ports implemented—ports P1 through P6:  
D
D
D
D
All individual I/O bits are independently programmable.  
Any combination of input, output, and interrupt conditions is possible.  
Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.  
Read/write access to port-control registers is supported by all instructions.  
oscillator and system clock  
The clock system in the MSP430x13x and MSP43x14x(1) family of devices is supported by the basic clock  
module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator  
(DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements  
of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source  
and stabilizes in less than 6 µs. The basic clock module provides the following clock signals:  
D
D
D
Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.  
Main clock (MCLK), the system clock used by the CPU.  
Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.  
watchdog timer  
The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a  
software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog  
function is not needed in an application, the module can be configured as an interval timer and can generate  
interrupts at selected time intervals.  
hardware multiplier (MSP430x14x and MSP430x14x1 Only)  
The multiplication operation is supported by a dedicated peripheral module. The module performs 16 16,  
16 8, 8 16, and 8 8 bit operations. The module is capable of supporting signed and unsigned multiplication  
as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed  
immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are  
required.  
USART0  
The MSP430x13x and the MSP430x14x(1) have one hardware universal synchronous/asynchronous receive  
transmit (USART0) peripheral module that is used for serial data communication. The USART supports  
synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered  
transmit and receive channels.  
USART1 (MSP430x14x and MSP430x14x1 Only)  
The MSP430x14x(1) has a second hardware universal synchronous/asynchronous receive transmit (USART1)  
peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4  
pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.  
Operation of USART1 is identical to USART0.  
17  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!