ꢀ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇ ꢄ ꢆ ꢈ ꢀ ꢁꢂꢃ ꢄ ꢅ ꢆ ꢇ ꢃ ꢆ ꢈ ꢀ ꢁꢂꢃ ꢄꢅ ꢆꢇꢃ ꢆꢇ
ꢀ ꢉꢊꢋ ꢌ ꢁꢉ ꢍ ꢎꢏꢐ ꢀ ꢉꢑꢒꢓ ꢑꢓ ꢎꢔ ꢒꢓ ꢐꢐ ꢋꢒ
SLAS272F − JULY 2000 − REVISED JUNE 2004
peripheral file map (continued)
PERIPHERALS WITH WORD ACCESS (CONTINUED)
Flash
Flash control 3
FCTL3
FCTL2
FCTL1
012Ch
012Ah
0128h
Flash control 2
Flash control 1
ADC12
(Not implemented in
the MSP430x14x1)
Conversion memory 15
Conversion memory 14
Conversion memory 13
Conversion memory 12
Conversion memory 11
Conversion memory 10
Conversion memory 9
ADC12MEM15 015Eh
ADC12MEM14 015Ch
ADC12MEM13 015Ah
ADC12MEM12 0158h
ADC12MEM11 0156h
ADC12MEM10 0154h
ADC12MEM9
ADC12MEM8
ADC12MEM7
ADC12MEM6
ADC12MEM5
ADC12MEM4
ADC12MEM3
ADC12MEM2
ADC12MEM1
ADC12MEM0
ADC12IV
0152h
0150h
014Eh
014Ch
014Ah
0148h
0146h
0144h
0142h
0140h
01A8h
01A6h
01A4h
01A2h
01A0h
Conversion memory 8
Conversion memory 7
Conversion memory 6
Conversion memory 5
Conversion memory 4
Conversion memory 3
Conversion memory 2
Conversion memory 1
Conversion memory 0
Interrupt-vector-word register
Inerrupt-enable register
Inerrupt-flag register
ADC12IE
ADC12IFG
Control register 1
ADC12CTL1
ADC12CTL0
Control register 0
ADC memory-control register15
ADC memory-control register14
ADC memory-control register13
ADC memory-control register12
ADC memory-control register11
ADC memory-control register10
ADC memory-control register9
ADC memory-control register8
ADC memory-control register7
ADC memory-control register6
ADC memory-control register5
ADC memory-control register4
ADC memory-control register3
ADC memory-control register2
ADC memory-control register1
ADC memory-control register0
ADC12MCTL15 08Fh
ADC12MCTL14 08Eh
ADC12MCTL13 08Dh
ADC12MCTL12 08Ch
ADC12MCTL11 08Bh
ADC12MCTL10 08Ah
ADC12MCTL9
ADC12MCTL8
ADC12MCTL7
ADC12MCTL6
ADC12MCTL5
ADC12MCTL4
ADC12MCTL3
ADC12MCTL2
ADC12MCTL1
ADC12MCTL0
089h
088h
087h
086h
085h
084h
083h
082h
081h
080h
21
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265