DM385, DM388
SPRS821D –MARCH 2013–REVISED DECEMBER 2013
www.ti.com
BUFFER
Table 3-11. Ball Characteristics (AAR Package) (continued)
BALL
RESET
REL.
PINCNTL
REGISTER NAME
AND ADDRESS[4]
PINCNTL
DEFAULT
VALUE[5]
BALL
RESET
STATE [9]
MODE
[6]
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
TYPE [7] DSIS [8]
POWER [11]
HYS [12]
TYPE [13]
STATE [10]
T1
T8
R6
R4
R3
R2
R1
P2
GPMC_D[8]
GPMC_D[8]
PINCNTL97 /
0x4814 0980
0x0005 0000
0x0005 0000
0x0005 0000
0x0005 0000
0x0005 0000
0x0005 0000
0x0005 0000
0x0005 0000
0x01
I/O
I
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
Z
Z
Z
Z
Z
Z
Z
Z
Z
DVDD_GPMC
BTMODE[8]
GPMC_D[9]
BTMODE[9]
GPMC_D[10]
BTMODE[10]
GPMC_D[11]
BTMODE[11]
GPMC_D[12]
BTMODE[12]
GPMC_D[13]
BTMODE[13]
GPMC_D[14]
BTMODE[14]
GPMC_D[15]
BTMODE[15]
GPMC_OE_RE
0x80
0x01
0x80
0x01
0x80
0x01
0x80
0x01
0x80
0x01
0x80
0x01
0x80
0x01
0x80
0x01
GPMC_D[9]
GPMC_D[10]
GPMC_D[11]
GPMC_D[12]
GPMC_D[13]
GPMC_D[14]
GPMC_D[15]
PINCNTL98 /
0x4814 0984
I/O
I
Z
Z
Z
Z
Z
Z
Z
DVDD_GPMC
DVDD_GPMC
DVDD_GPMC
DVDD_GPMC
DVDD_GPMC
DVDD_GPMC
DVDD_GPMC
PINCNTL99 /
0x4814 0988
I/O
I
PINCNTL100 /
0x4814 098C
I/O
I
PINCNTL101 /
0x4814 0990
I/O
I
PINCNTL102 /
0x4814 0994
I/O
I
PINCNTL103 /
0x4814 0998
I/O
I
PINCNTL104 /
0x4814 099C
I/O
I
Y8
GPMC_OE_RE
GPMC_WAIT[0]
PINCNTL129 /
0x4814 0A00
0x0006 0000
0x0006 0000
O
H
H
H
H
DVDD_GPMC
DVDD_GPMC
W8
GPMC_WAIT[0]
GPMC_A[26]
EDMA_EVT0
GP1[31]
PINCNTL133 /
0x4814 0A10
0x01
0x02
0x20
0x80
0x01
I
1
O
I
PIN
PIN
PIN
PIN
I/O
O
Y5
A9
A8
B8
E9
B6
B7
D9
B15
A15
GPMC_WE
GPMC_WE
PINCNTL130 /
0x4814 0A04
0x0006 0000
H
H
DVDD_GPMC
HDDAC_A
HDDAC_A
NA /
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
O
O
O
O
I/O
I
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
L
NA
NA
NA
L
VDDA_VDAC_1P8
VDDA_VDAC_1P8
VDDA_VDAC_1P8
DVDD
HDDAC_B
HDDAC_B
NA /
NA
HDDAC_C
HDDAC_C
NA /
NA
HDDAC_HSYNC
HDDAC_IREF
HDDAC_VREF
HDDAC_VSYNC
HDMI_CLKN
HDMI_CLKP
HDDAC_HSYNC
HDDAC_IREF
HDDAC_VREF
HDDAC_VSYNC
HDMI_CLKN
HDMI_CLKP
NA /
NA
NA /
NA
NA
NA
L
NA
NA
L
VDDA_VDAC_1P8
VDDA_VDAC_1P8
DVDD
NA /
NA
NA /
NA
O
O
O
NA /
NA
NA
NA
NA
NA
VDDA_HDMI_1P8
VDDA_HDMI_1P8
NA /
NA
44
Device Pins
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DM385 DM388