DM385, DM388
SPRS821D –MARCH 2013–REVISED DECEMBER 2013
www.ti.com
Table 3-11. Ball Characteristics (AAR Package)
BALL
RESET
REL.
PINCNTL
REGISTER NAME
AND ADDRESS[4]
PINCNTL
DEFAULT
VALUE[5]
BALL
RESET
STATE [9]
MODE
[6]
BUFFER
TYPE [13]
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
TYPE [7] DSIS [8]
POWER [11]
HYS [12]
STATE [10]
AF31
AUD_CLKIN0
AUD_CLKIN0
PINCNTL14 /
0x4814 0834
0x000C 0000
0x01
I
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
PIN
NA
L
L
DVDD
DVDD
MCA[0]_AHCLKX
ATL_CLKOUT1
ATL_CLKOUT0
USB1_DRVVBUS
AUD_CLKIN1
MCA[1]_AHCLKX
ATL_CLKOUT2
EDMA_EVT3
TIM2_IO
0x04
0x10
0x20
0x80
0x01
0x04
0x10
0x20
0x40
0x80
0x01
0x10
0x20
0x40
0x80
0x01
I/O
O
O
O
I
AF27
AUD_CLKIN1
PINCNTL15 /
0x4814 0838
0x000C 0000
L
L
I/O
O
I
I/O
I/O
I
GP0[8]
AG30
AUD_CLKIN2
AUD_CLKIN2
ATL_CLKOUT3
EDMA_EVT2
TIM3_IO
PINCNTL16 /
0x4814 083C
0x000C 0000
L
L
DVDD
O
I
I/O
I/O
I
GP0[9]
V30
AUXOSC_MXI
AUXOSC_MXO
CLKIN32
AUXOSC_MXI
NA /
NA
NA
NA
NA
L
NA
NA
L
VDDS_OSC1_1P8
VDDS_OSC1_1P8
DVDD
U31
AJ31
AUXOSC_MXO
NA /
NA
NA
0x01
O
NA
CLKIN32
CLKOUT0
TIM3_IO
PINCNTL259 /
0x4814 0C08
0x0004 0000
0x01
0x04
0x40
0x80
0x01
I
PIN
PIN
PIN
PIN
NA
O
I/O
I/O
I
GP3[31]
AB2
AA1
AA2
W2
CSI2_DX[0]
CSI2_DX[1]
CSI2_DX[2]
CSI2_DX[3]
CSI2_DX[4]
CSI2_DY[0]
CSI2_DY[1]
CSI2_DY[2]
CSI2_DX[0]
NA /
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
NA
VDDA_CSI2_1P8
VDDA_CSI2_1P8
VDDA_CSI2_1P8
VDDA_CSI2_1P8
VDDA_CSI2_1P8
VDDA_CSI2_1P8
VDDA_CSI2_1P8
VDDA_CSI2_1P8
CSI2_DX[1]
CSI2_DX[2]
CSI2_DX[3]
CSI2_DX[4]
CSI2_DY[0]
CSI2_DY[1]
CSI2_DY[2]
NA /
NA
0x01
0x01
0x01
0x01
0x01
0x01
0x01
I
I
I
I
I
I
I
NA
NA
NA
NA
NA
NA
NA
NA /
NA
NA /
NA
V1
NA /
NA
AC2
AB1
Y2
NA /
NA
NA /
NA
NA /
NA
34
Device Pins
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DM385 DM388
TI [ TEXAS INSTRUMENTS ]
