AM6548, AM6528, AM6526
ZHCSLA7B –DECEMBER 2019 –REVISED JUNE 2021
www.ti.com.cn
over recommended operating conditions (unless otherwise noted)(1)
PARAMETER
SPECIFIC BALL
MIN
TYP
MAX UNI
T
VIHSS
VILSS
VHYS
Input high-level Steady State
Input low-level Steady State
Input hysteresis voltage
2.00
V
0.75
V
TCK (AA4)
400
50
mV
PORz (E19),
MCU_PORz (W5),
MCU_BYP_POR (V5)
All other IOs
100
VDDS(1) - 0.1
VDDS(1) - 0.2
VDDS(1) - 0.3
VDDS(1) - 0.45
VOH
VOL
IIN
Output high-level threshold
Output low-level threshold
IOH = 100µA
IOH = 2mA
IOH = 4mA
IOH = 6mA
IOL = 100µA
IOL = 2mA
IOL = 4mA
IOL = 6mA
V
V
0.1
0.2
0.3
0.45
Input leakage current, pull-up or pull-down
inhibited
64 µA
Input leakage current, pull-down enabled, VI =
VDDS(1)
67
63
100.7
100.3
198
Input leakage current, pull-up enabled, VI = VSS
160
64 µA
IOZ
Total leakage current through the driver/receiver
combination, which may include an internal pull-
up or pull-down. This value represents the
maximum current flowing in or out of the pin
while the output driver is disabled, the pull-up or
pull-down is inhibited, and the input is swept
from VSS to VDD.
(1) VDDS stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see 表6-1,
Pin Attributes, POWER [9] column.
7.6.6 USBHS Buffers DC Electrical Characteristics
Note
USB0 and USB1 Electrical Characteristics are compliant with Universal Serial Bus Revision 2.0
Specification dated April 27, 2000 including ECNs and Errata as applicable.
7.6.7 SERDES Buffers DC Electrical Characteristics
Note
The PCIe interfaces are compliant with the electrical parameters specified in PCI Express® Base
Specification Revision 3.1.
Note
USB0 instance is compliant with the USB3.1 SuperSpeed Transmitter and Receiver Normative
Electrical Parameters as defined in the Universal Serial Bus 3.1 Specification, Revision 1.0 , July 26,
2013.
Copyright © 2021 Texas Instruments Incorporated
138 Submit Document Feedback
Product Folder Links: AM6548 AM6528 AM6526
TI [ TEXAS INSTRUMENTS ]
