欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第157页浏览型号AM3352BZCZD80的Datasheet PDF文件第158页浏览型号AM3352BZCZD80的Datasheet PDF文件第159页浏览型号AM3352BZCZD80的Datasheet PDF文件第160页浏览型号AM3352BZCZD80的Datasheet PDF文件第162页浏览型号AM3352BZCZD80的Datasheet PDF文件第163页浏览型号AM3352BZCZD80的Datasheet PDF文件第164页浏览型号AM3352BZCZD80的Datasheet PDF文件第165页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
www.ti.com  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
5.6.2.2.2.2 Compatible JEDEC DDR2 Devices  
Table 5-44 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface.  
Generally, the DDR2 interface is compatible with x16 or x8 DDR2-533 speed grade DDR2 devices.  
Table 5-44. Compatible JEDEC DDR2 Devices (Per Interface)(1)  
NO.  
1
PARAMETER  
JEDEC DDR2 device speed grade(2)  
MIN  
MAX  
UNIT  
DDR2-533  
2
JEDEC DDR2 device bit width  
JEDEC DDR2 device count  
x8  
1
x16  
2
Bits  
3
Devices  
4
JEDEC DDR2 device terminal count(3)  
60  
84 Terminals  
(1) If the DDR2 interface is operated with a clock frequency less than 266 MHz, lower-speed grade DDR2 devices may be used if the  
minimum clock period specified for the DDR2 device is less than or equal to the minimum clock period selected for the AM335x DDR2  
interface.  
(2) Higher DDR2 speed grades are supported due to inherent JEDEC DDR2 backwards compatibility.  
(3) 92-terminal devices are also supported for legacy reasons. New designs will migrate to 84-terminal DDR2 devices. Electrically, the 92-  
and 84-terminal DDR2 devices are the same.  
5.6.2.2.2.3 PCB Stackup  
The minimum stackup required for routing the AM335x device is a four-layer stackup as shown in Table 5-  
45. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal  
integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.  
Table 5-45. Minimum PCB Stackup(1)  
LAYER  
TYPE  
Signal  
Plane  
Plane  
Signal  
DESCRIPTION  
Top signal routing  
Ground  
1
2
3
4
Split Power Plane  
Bottom signal routing  
(1) All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these  
signals on layer 1 which requires some to be routed on layer 4. When this is done, the signal routes on layer 4 should not cross splits in  
the power plane.  
Copyright © 2011–2013, Texas Instruments Incorporated  
Peripheral Information and Timings  
161  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 
 
 
 
 复制成功!