欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第151页浏览型号AM3352BZCZD80的Datasheet PDF文件第152页浏览型号AM3352BZCZD80的Datasheet PDF文件第153页浏览型号AM3352BZCZD80的Datasheet PDF文件第154页浏览型号AM3352BZCZD80的Datasheet PDF文件第156页浏览型号AM3352BZCZD80的Datasheet PDF文件第157页浏览型号AM3352BZCZD80的Datasheet PDF文件第158页浏览型号AM3352BZCZD80的Datasheet PDF文件第159页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
www.ti.com  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
5.6.2.1.2.9 LPDDR Signal Termination  
There is no specific need for adding terminations on the LPDDR interface. However, system designers  
may evaluate the need for serial terminators for EMI and overshoot reduction. Placement of serial  
terminations for DQS[x] and DQ[x] net class signals should be determined based on PCB analysis.  
Placement of serial terminations for ADDR_CTRL net class signals should be close to the AM335x device.  
Table 5-40 shows the specifications for the serial terminators in such cases.  
Table 5-40. LPDDR Signal Terminations  
No. Parameter  
Min  
0
Typ  
22  
Max Unit  
Zo(2) ohms  
Zo(2) ohms  
Zo(2) ohms  
1
2
3
CK net class(1)  
ADDR_CTRL net class(1)(3)(4)  
0
22  
DQS0, DQS1, DQ0, and DQ1 net classes  
0
22  
(1) Only series termination is permitted.  
(2) Zo is the LPDDR PCB trace characteristic impedance.  
(3) Series termination values larger than typical only recommended to address EMI issues.  
(4) Series termination values should be uniform across net class.  
Copyright © 2011–2013, Texas Instruments Incorporated  
Peripheral Information and Timings  
155  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 
 
 
 复制成功!