欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第135页浏览型号AM3352BZCZD80的Datasheet PDF文件第136页浏览型号AM3352BZCZD80的Datasheet PDF文件第137页浏览型号AM3352BZCZD80的Datasheet PDF文件第138页浏览型号AM3352BZCZD80的Datasheet PDF文件第140页浏览型号AM3352BZCZD80的Datasheet PDF文件第141页浏览型号AM3352BZCZD80的Datasheet PDF文件第142页浏览型号AM3352BZCZD80的Datasheet PDF文件第143页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
www.ti.com  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
GPMC_FCLK  
gpmc_clk  
gpmc_csn[x]  
gpmc_a[10:1]  
FA5  
FA5  
FA1  
FA1  
FA16  
FA9  
FA9  
Address 0  
FA0  
Address 1  
FA0  
FA10  
FA10  
gpmc_be0n_cle  
gpmc_be1n  
Valid  
FA0  
Valid  
FA0  
Valid  
Valid  
FA10  
FA10  
FA3  
FA3  
FA12  
FA12  
gpmc_advn_ale  
FA4  
FA4  
FA13  
FA13  
gpmc_oen  
Data Upper  
gpmc_ad[15:0]  
gpmc_wait[x]  
A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4 or 5. In gpmc_wait[x], x is equal to 0 or 1.  
B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC  
functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally  
sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.  
C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.  
Figure 5-23. GPMC and NOR Flash—Asynchronous Read—32-bit  
Copyright © 2011–2013, Texas Instruments Incorporated  
Peripheral Information and Timings  
139  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 复制成功!