欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS8284IBRGCT 参数 Datasheet PDF下载

ADS8284IBRGCT图片预览
型号: ADS8284IBRGCT
PDF下载: 下载PDF文件 查看货源
内容描述: 18位, 1 MSPS ,具有片上ADC驱动器( OPA )和4通道差分多路复用伪差分双极性SAR ADC [18-BIT, 1-MSPS, PSEUDO-BIPOLAR DIFFERENTIAL SAR ADC WITH ON-CHIP ADC DRIVER (OPA) AND 4-CHANNEL DIFFERENTIAL MULTIPLEXER]
分类和应用: 驱动器转换器模数转换器
文件页数/大小: 38 页 / 1827 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ADS8284IBRGCT的Datasheet PDF文件第8页浏览型号ADS8284IBRGCT的Datasheet PDF文件第9页浏览型号ADS8284IBRGCT的Datasheet PDF文件第10页浏览型号ADS8284IBRGCT的Datasheet PDF文件第11页浏览型号ADS8284IBRGCT的Datasheet PDF文件第13页浏览型号ADS8284IBRGCT的Datasheet PDF文件第14页浏览型号ADS8284IBRGCT的Datasheet PDF文件第15页浏览型号ADS8284IBRGCT的Datasheet PDF文件第16页  
ADS8284  
SLAS628MARCH 2009................................................................................................................................................................................................... www.ti.com  
It is recommended (not mandatory) to short the BUSY output of the device to the MXCLK input. The device  
selects a new channel at every rising edge of MXCLK. The multiplexer is differential. The multiplexer and ADC  
driver are designed to settle to the 18-bit level before sampling; even at the maximum conversion speed.  
ADC control and timing: The timing diagrams in this section describe ADC operation; multiplexer operation is  
described in a later section.  
t
w2  
t
w1  
CONVST  
t
t
pd1  
pd2  
t
w4  
t
w3  
BUSY  
t
w7  
t
su1  
t
d7  
CS  
t
t
d6  
pd3  
CONVERT  
t
(CONV)  
t
(CONV)  
t
(HOLD)  
SAMPLING  
(When CS Toggle)  
t
(ACQ)  
t
t
su(ABORT)  
su(ABORT)  
BYTE  
t
su5  
t
h1  
BUS 18/16  
t
su5  
t
t
pd4  
su2  
t
h2  
t
d1  
RD  
DB[17:12]  
DB[11:10]  
t
dis  
t
en  
Hi−Z  
Hi−Z  
D[17:12] D[9:4]  
MSB  
Hi−Z  
Hi−Z  
Hi−Z  
Hi−Z  
D[11:10] D[3:2]  
D[1:0]  
D[9:0]  
DB[9:0]  
Signal internal to device  
Figure 2. Timing for Conversion and Acquisition Cycles with CS and RD Toggling  
12  
Submit Documentation Feedback  
Copyright © 2009, Texas Instruments Incorporated  
Product Folder Link(s) :ADS8284