欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS7864YB/2KG4 参数 Datasheet PDF下载

ADS7864YB/2KG4图片预览
型号: ADS7864YB/2KG4
PDF下载: 下载PDF文件 查看货源
内容描述: [6-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48, GREEN, PLASTIC, TQFP-48]
分类和应用: 转换器
文件页数/大小: 27 页 / 990 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ADS7864YB/2KG4的Datasheet PDF文件第13页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第14页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第15页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第16页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第18页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第19页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第20页浏览型号ADS7864YB/2KG4的Datasheet PDF文件第21页  
ADS7864  
www.ti.com  
SBAS141ASEPTEMBER 2000REVISED MARCH 2005  
Table 2. Channel Truth Table  
OUTPUT CODE (DB15DB0)  
DATA CHANNEL  
DB14  
DB13  
DB12  
The ADS7864 has a 16-bit output word. DB15 is ‘1’ if  
the output contains valid data. This is important for  
the FIFO mode. Valid Data can be read until DB15  
switches to 0. DB14, DB13 and DB12 store channel  
information as indicated in Table 2 (Channel Truth  
Table). The 12-bit output data is stored from DB11  
(MSB) to DB0 (LSB).  
A0  
A1  
B0  
B1  
C0  
C1  
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
BYTE—If there is only an 8-bit bus available on a  
board, then Byte can be set high (see Figure 29 and  
Figure 30). In this case, the lower eight bits can be  
read at the output pins DB7 to DB0 at the first RD  
signal, and the higher bits after the second RD signal.  
HOLDA  
HOLDC  
BUSY  
CS  
RD  
BYTE  
Figure 29. Reading Data in Cycling Mode  
CS  
RD  
BYTE  
A0  
A0  
A1  
A1  
B0  
B0  
B1  
C0  
C1  
A0  
LOW  
HIGH  
LOW  
HIGH  
LOW  
HIGH  
Figure 30. Reading Data in Cycling Mode  
17