ADS62P49 / ADS62P29
ADS62P48 / ADS62P28
SLAS635A–APRIL 2009–REVISED JUNE 2009............................................................................................................................................................. www.ti.com
TYPICAL CHARACTERISTICS – ADS62P49/48
All plots are at 25°C, AVDD = 3.3 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain,
LVDS output interface, 32K point FFT (unless otherwise noted)
SNR CONTOUR, 0 dB GAIN, UP TO 500 MHz
250
69
66
67
240
220
200
180
160
140
120
100
80
72
70
73
71
68
65
69
70
67
66
71
72
73
68
69
70
71
66
67
72
73
65
68
74
20
50
100
150
200
250
300
350
400
450
500
fIN - Input Frequency - MHz
64
66
68
70
72
74
SNR - dBFS
M0048-26
Figure 89.
SNR CONTOUR, 6 dB GAIN, UP TO 800 MHz
250
240
62.5
63
63.5
61
62
67
66.5
65.5
64
66
64.5
220
200
180
160
140
120
100
80
65
61.5
63
62.5
64.5
64
63.5
67
62
65.5
66.5
65
66
63.5
64
63
62.5
65.5
64.5
62
61.5
67
68
66
65
66.5
20
50
100
150
200
250
300
350
400
450
68
500
69
fIN - Input Frequency - MHz
60
61
62
63
64
65
66
67
SNR - dBFS
M0048-27
Figure 90.
50
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): ADS62P49 / ADS62P29 ADS62P48 / ADS62P28
TI [ TEXAS INSTRUMENTS ]
