ADS131M04-Q1
ZHCSOL7A –MARCH 2022 –REVISED AUGUST 2022
www.ti.com.cn
8.6.5 GAIN1 Register (Address = 4h) [reset = 0000h]
The GAIN1 register is shown in 图8-30 and described in 表8-18.
Return to the Summary Table.
图8-30. GAIN1 Register
15
RESERVED
R/W-0b
7
14
6
13
12
11
10
2
9
8
0
PGAGAIN3[2:0]
R/W-000b
5
RESERVED
R/W-0b
3
PGAGAIN2[2:0]
R/W-000b
1
4
RESERVED
R/W-0b
PGAGAIN1[2:0]
R/W-000b
RESERVED
R/W-0b
PGAGAIN0[2:0]
R/W-000b
表8-18. GAIN1 Register Field Descriptions
Bit
Field
Type
Reset
Description
15
RESERVED
R/W
0b
Reserved
Always write 0b
14:12
PGAGAIN3[2:0]
R/W
000b
PGA gain selection for channel 3
000b = 1 (default)
001b = 2
010b = 4
011b = 8
100b = 16
101b = 32
110b = 64
111b = 128
11
RESERVED
R/W
R/W
0b
Reserved
Always write 0b
10:8
PGAGAIN2[2:0]
000b
PGA gain selection for channel 2
000b = 1 (default)
001b = 2
010b = 4
011b = 8
100b = 16
101b = 32
110b = 64
111b = 128
7
RESERVED
R/W
0b
Reserved
Always write 0b
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
55
Product Folder Links: ADS131M04-Q1
TI [ TEXAS INSTRUMENTS ]
