ADS131B04-Q1
ZHCSMK3B –NOVEMBER 2020 –REVISED NOVEMBER 2021
www.ti.com.cn
8.6.26 CH3_OCAL_MSB Register (Address = 19h) [reset = 0000h]
The CH3_OCAL_MSB register is shown in 图8-51 and described in 表8-38.
Return to the Summary Table.
图8-51. CH3_OCAL_MSB Register
15
14
13
12
11
10
9
1
8
0
OCAL3_MSB[15:8]
R/W-00000000b
7
6
5
4
3
2
OCAL3_MSB[7:0]
R/W-00000000b
表8-38. CH3_OCAL_MSB Register Field Descriptions
Bit
15:0
Field
OCAL3_MSB[15:0]
Type
Reset
Description
R/W
00000000
Channel 3 offset calibration register bits [23:8]
00000000b Value provided in two's complement format
8.6.27 CH3_OCAL_LSB Register (Address = 1Ah) [reset = 0000h]
The CH3_OCAL_LSB register is shown in 图8-52 and described in 表8-39.
Return to the Summary Table.
图8-52. CH3_OCAL_LSB Register
15
14
13
12
11
10
2
9
1
8
0
OCAL3_LSB[7:0]
R/W-00000000b
7
6
5
4
3
RESERVED
R-00000000b
表8-39. CH3_OCAL_LSB Register Field Descriptions
Bit
Field
Type
Reset
Description
15:8
OCAL3_LSB[7:0]
R/W
00000000b Channel 3 offset calibration register bits [7:0]
Value provided in two's complement format
7:0
RESERVED
R
00000000b Reserved
Always reads 00000000b
Copyright © 2022 Texas Instruments Incorporated
58
Submit Document Feedback
Product Folder Links: ADS131B04-Q1