欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS1292 参数 Datasheet PDF下载

ADS1292图片预览
型号: ADS1292
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,双通道, 24位模拟前端的生物电位测量 [Low-Power, 2-Channel, 24-Bit Analog Front-End for Biopotential Measurements]
分类和应用:
文件页数/大小: 69 页 / 1524 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ADS1292的Datasheet PDF文件第19页浏览型号ADS1292的Datasheet PDF文件第20页浏览型号ADS1292的Datasheet PDF文件第21页浏览型号ADS1292的Datasheet PDF文件第22页浏览型号ADS1292的Datasheet PDF文件第24页浏览型号ADS1292的Datasheet PDF文件第25页浏览型号ADS1292的Datasheet PDF文件第26页浏览型号ADS1292的Datasheet PDF文件第27页  
ADS1291  
ADS1292  
ADS1292R  
www.ti.com  
SBAS502A DECEMBER 2011REVISED MARCH 2012  
ADC ΔΣ Modulator  
Each channel of the ADS1291, ADS1292, and ADS1292R has a 24-bit ΔΣ ADC. This converter uses a second-  
order modulator optimized for low-power applications. The modulator samples the input signal at the rate of fMOD  
= fCLK/4 or fCLK/16, as determined by the CLK_DIV bit. In both cases, the sampling clock has a typical value of  
128 kHz. As in the case of any ΔΣ modulator, the ADS1291, ADS1292, and ADS1292R noise is shaped until  
fMOD/2, as shown in Figure 25. The on-chip digital decimation filters explained in the Digital Decimation Filter  
section can be used to filter out the noise at higher frequencies. These on-chip decimation filters also provide  
antialias filtering. This feature of the ΔΣ converters drastically reduces the complexity of analog antialiasing filters  
that are typically needed with nyquist ADCs.  
0
−10  
−20  
−30  
−40  
−50  
−60  
−70  
−80  
−90  
−100  
−110  
−120  
−130  
−140  
−150  
−160  
0.001  
0.01  
0.1  
1
Normalized Frequency (fIN/fMOD  
)
G001  
Figure 25. Power Spectral Density (PSD) of a ΔΣ Modulator (4-Bit Quantizer)  
DIGITAL DECIMATION FILTER  
The digital filter receives the modulator output and decimates the data stream. By adjusting the amount of  
filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for  
higher data rates. Higher data rates are typically used in ECG applications for implement software pace detection  
and ac lead-off detection.  
The digital filter on each channel consists of a third-order sinc filter. The decimation ratio on the sinc filters can  
be adjusted by the DR bits in the CONFIG1 register (see the Register Map section for details). This setting is a  
global setting that affects all channels and, therefore, in a device all channels operate at the same data rate.  
Sinc Filter Stage (sinx/x)  
The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the  
filter from the modulator at the rate of fMOD. The sinc filter attenuates the high-frequency noise of the modulator,  
then decimates the data stream into parallel data. The decimation rate affects the overall data rate of the  
converter.  
Equation 8 shows the scaled Z-domain transfer function of the sinc filter.  
3
- N  
1 - Z  
½H(z)½ =  
- 1  
1 - Z  
(8)  
The frequency domain transfer function of the sinc filter is shown in Equation 9.  
3
Npf  
sin  
fMOD  
H(f)½ =  
pf  
N ´ sin  
fMOD  
where:  
N = decimation ratio  
(9)  
Copyright © 2011–2012, Texas Instruments Incorporated  
Submit Documentation Feedback  
23  
Product Folder Link(s): ADS1291 ADS1292 ADS1292R  
 
 
 
 
 复制成功!