欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-8959833MTC 参数 Datasheet PDF下载

5962-8959833MTC图片预览
型号: 5962-8959833MTC
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 128KX8, 70ns, CMOS, CDFP32,]
分类和应用: 静态存储器
文件页数/大小: 89 页 / 343 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号5962-8959833MTC的Datasheet PDF文件第44页浏览型号5962-8959833MTC的Datasheet PDF文件第45页浏览型号5962-8959833MTC的Datasheet PDF文件第46页浏览型号5962-8959833MTC的Datasheet PDF文件第47页浏览型号5962-8959833MTC的Datasheet PDF文件第49页浏览型号5962-8959833MTC的Datasheet PDF文件第50页浏览型号5962-8959833MTC的Datasheet PDF文件第51页浏览型号5962-8959833MTC的Datasheet PDF文件第52页  
APPENDIX C  
FORMS A PART OF SMD 5962-89598  
30. REQUIREMENTS  
30.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with  
MIL-PRF-38535 and as specified herein or as modified in the device manufacturers Quality Management (QM) plan. The  
modification in the QM plan shall not effect the form, fit or function as described herein.  
30.2 Design, construction and physical dimensions. The design, construction and physical dimensions shall be as  
specified in MIL-PRF-38535 and the manufacturer’s QM plan, for device classes Q and V and herein.  
30.2.1 Die physical dimensions. The die physical dimensions shall be as specified in 10.2.4.1 and on figure A-1.  
30.2.2 Die bonding pad locations and electrical functions. The die bonding pad locations and electrical functions shall be  
as specified in 10.2.4.2 and on figure A-1.  
30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.4.3 and on figure A-1.  
30.2.4 Assembly related information. The assembly related information shall be as specified in 10.2.4.4 and figure A-1.  
30.2.5 Truth table(s). The truth table(s) shall be as defined within paragraph 3.2.3. of the body of this document.  
30.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined within paragraph 3.2.4. of the body of  
this document.  
30.3 Electrical performance characteristics and post-irradiation parameter limits. Unless otherwise specified herein, the  
electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this  
document.  
30.4 Electrical test requirements. The wafer probe test requirements shall include functional and parametric testing  
sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.  
30.5 Marking. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a  
customer, shall be identified with the wafer lot number, the certification mark, the manufacturer’s identification and the PIN  
listed in 10.2 herein. The certification mark shall be a “QML” or “Q” as required by MIL-PRF-38535.  
30.6 Certification of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-  
38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of  
compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the  
manufacturer’s product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements  
herein.  
30.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535  
shall be provided with each lot of microcircuit die delivered to this drawing.  
40. QUALITY ASSURANCE PROVISIONS  
40.1 Sampling and inspection. For device classes Q and V, die sampling and inspection procedures shall be in  
accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The  
manufacturer's modifications in the QM plan shall not effect the form, fit or function as described herein.  
40.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in  
the manufacturer's QM plan. As a minimum it shall consist of:  
a) Wafer lot acceptance for Class V product using the criteria defined within MIL-STD-883 test method 5007.  
b) 100% wafer probe (see paragraph 30.4).  
c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 test method  
2010 or the alternate procedures allowed within MIL-STD-883 test method 5004.  
SIZE  
STANDARD  
5962-89598  
A
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000  
REVISION LEVEL  
L
SHEET  
48  
DSCC FORM 2234  
APR 97  
 复制成功!