欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPSD3412C-24U6T 参数 Datasheet PDF下载

UPSD3412C-24U6T图片预览
型号: UPSD3412C-24U6T
PDF下载: 下载PDF文件 查看货源
内容描述: 闪存可编程系统设备与8032单片机内核和16Kbit的SRAM [Flash Programmable System Devices with 8032 Microcontroller Core and 16Kbit SRAM]
分类和应用: 闪存静态存储器微控制器
文件页数/大小: 152 页 / 1492 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号UPSD3412C-24U6T的Datasheet PDF文件第77页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第78页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第79页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第80页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第82页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第83页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第84页浏览型号UPSD3412C-24U6T的Datasheet PDF文件第85页  
UPSD3212C, UPSD3212CV  
In-System Programming (ISP)  
Using the JTAG signals on Port C, the entire PSD  
MODULE device can be programmed or erased  
without the use of the MCU. The primary Flash  
memory can also be programmed in-system by  
the MCU executing the programming algorithms  
out of the secondary memory, or SRAM. The sec-  
ondary memory can be programmed the same  
way by executing out of the primary Flash memo-  
ry. The PLD or other PSD MODULE Configuration  
blocks can be programmed through the JTAG port  
or a device programmer. Table 60 indicates which  
programming methods can program different func-  
tional blocks of the PSD MODULE.  
Table 60. Methods of Programming Different Functional Blocks of the PSD MODULE  
Functional Block  
Primary Flash Memory  
JTAG Programming Device Programmer  
IAP  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
No  
Secondary Flash Memory  
PLD Array (DPLD and CPLD)  
PSD MODULE Configuration  
No  
81/152  
 复制成功!