Electrical characteristics
STM32F405xx, STM32F407xx
Table 21. Typical and maximum current consumption in Run mode, code with data processing
running from Flash memory (ART accelerator disabled)
Typ
Max(1)
Symbol
Parameter
Conditions
fHCLK
Unit
TA = 25 °C TA = 85 °C TA = 105 °C
168 MHz
144 MHz
120 MHz
90 MHz
60 MHz
30 MHz
25 MHz
16 MHz
8 MHz
93
76
67
53
37
20
16
11
6
109
89
79
65
49
32
27
23
18
16
15
61
52
48
42
33
24
21
19
16
15
14
117
96
86
73
56
39
35
30
25
23
22
69
60
56
50
41
31
29
26
23
22
21
External clock(2)
all peripherals
enabled(3)(4)
,
4 MHz
4
2 MHz
3
Supply current
in Run mode
IDD
mA
168 MHz
144 MHz
120 MHz
90 MHz
60 MHz
30 MHz
25 MHz
16 MHz
8 MHz
46
40
37
30
22
12
10
7
External clock(2)
all peripherals
disabled(3)(4)
,
4
4 MHz
3
2 MHz
2
1. Based on characterization, tested in production at VDD max and fHCLK max with peripherals enabled.
2. External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.
3. When analog peripheral blocks such as (ADCs, DACs, HSE, LSE, HSI,LSI) are on, an additional power consumption
should be considered.
4. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC
for the analog part.
84/185
DocID022152 Rev 4