欢迎访问ic37.com |
会员登录 免费注册
发布采购

M41T00M6F 参数 Datasheet PDF下载

M41T00M6F图片预览
型号: M41T00M6F
PDF下载: 下载PDF文件 查看货源
内容描述: 串行实时时钟 [Serial real-time clock]
分类和应用: 计时器或实时时钟微控制器和处理器外围集成电路光电二极管PC
文件页数/大小: 25 页 / 206 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号M41T00M6F的Datasheet PDF文件第6页浏览型号M41T00M6F的Datasheet PDF文件第7页浏览型号M41T00M6F的Datasheet PDF文件第8页浏览型号M41T00M6F的Datasheet PDF文件第9页浏览型号M41T00M6F的Datasheet PDF文件第11页浏览型号M41T00M6F的Datasheet PDF文件第12页浏览型号M41T00M6F的Datasheet PDF文件第13页浏览型号M41T00M6F的Datasheet PDF文件第14页  
Device operation  
M41T00  
2.7  
Characteristics  
Table 2.  
Symbol  
AC characteristics  
Parameter(1)  
Min  
0
Typ  
Max Units  
fSCL  
tLOW  
tHIGH  
tR  
SCL clock frequency  
Clock low period  
100  
kHz  
µs  
4.7  
4
Clock high period  
µs  
SDA and SCL rise time  
SDA and SCL fall time  
1
µs  
tF  
300  
ns  
START condition hold time  
(after this period the first clock pulse is generated)  
t
HD:STA  
SU:STA  
tHD:DAT(2)  
4
µs  
START condition setup time  
(only relevant for a repeated start condition)  
t
4.7  
0
µs  
ns  
Data hold time  
t
SU:DAT Data setup time  
SU:STO STOP condition setup time  
Time the bus must be free before a new  
250  
4.7  
ns  
µs  
t
tBUF  
4.7  
µs  
transmission can start  
1. Valid for ambient operating temperature: TA = –40 to 85°C; VCC = 2.0 to 5.5 V (except where noted).  
2. Transmitter must internally provide a hold time to bridge the undefined region (300 ns max) of the falling  
edge of SCL.  
2.8  
READ mode  
In this mode, the master reads the M41T00 slave after setting the slave address (see  
Figure 7). Following the WRITE mode control bit (R/W = 0) and the acknowledge bit, the  
word address An is written to the on-chip address pointer. Next the START condition and  
slave address are repeated, followed by the READ mode control bit (R/W = 1). At this point,  
the master transmitter becomes the master receiver. The data byte which was addressed  
will be transmitted and the master receiver will send an acknowledge bit to the slave  
transmitter. The address pointer is only incremented on reception of an acknowledge bit.  
The M41T00 slave transmitter will now place the data byte at address An+1 on the bus. The  
master receiver reads and acknowledges the new byte and the address pointer is  
incremented to An+2.  
This cycle of reading consecutive addresses will continue until the master receiver sends a  
STOP condition to the slave transmitter.  
An alternate READ mode may also be implemented, whereby the master reads the M41T00  
slave without first writing to the (volatile) address pointer. The first address that is read is the  
last one stored in the pointer.  
10/25  
 复制成功!