欢迎访问ic37.com |
会员登录 免费注册
发布采购

M27C2001-12F1X 参数 Datasheet PDF下载

M27C2001-12F1X图片预览
型号: M27C2001-12F1X
PDF下载: 下载PDF文件 查看货源
内容描述: 2兆位( 256Kb的×8) UV EPROM和OTP EPROM [2 Mbit (256Kb x 8) UV EPROM and OTP EPROM]
分类和应用: 存储内存集成电路可编程只读存储器电动程控只读存储器
文件页数/大小: 16 页 / 115 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号M27C2001-12F1X的Datasheet PDF文件第2页浏览型号M27C2001-12F1X的Datasheet PDF文件第3页浏览型号M27C2001-12F1X的Datasheet PDF文件第4页浏览型号M27C2001-12F1X的Datasheet PDF文件第5页浏览型号M27C2001-12F1X的Datasheet PDF文件第7页浏览型号M27C2001-12F1X的Datasheet PDF文件第8页浏览型号M27C2001-12F1X的Datasheet PDF文件第9页浏览型号M27C2001-12F1X的Datasheet PDF文件第10页  
M27C2001
Table 8B. Read Mode AC Characteristics
(1)
(TA = 0 to 70
°C
or –40 to 85
°C;
V
CC
= 5V
±
5% or 5V
±
10%; V
PP
= V
CC
)
M27V2001
Symbol
Alt
Parameter
Test Condition
Min
t
AVQV
t
ELQV
t
GLQV
t
EHQZ (2)
t
GHQZ (2)
t
AXQX
t
ACC
t
CE
t
OE
t
DF
t
DF
t
OH
Address Valid to Output
Valid
Chip Enable Low to
Output Valid
Output Enable Low to
Output Valid
Chip Enable High to
Output Hi-Z
Output Enable High to
Output Hi-Z
Address Transition to
Output Transition
E = V
IL
, G = V
IL
G = V
IL
E = V
IL
G = V
IL
E = V
IL
E = V
IL
, G = V
IL
0
0
0
-10
Max
100
100
50
30
30
0
0
0
Min
-12
Max
120
120
50
40
40
0
0
0
-15/-20/-25
Min
Max
150
150
60
50
50
ns
ns
ns
ns
ns
ns
Unit
Note: 1. V
CC
must be applied simultaneously with or before V
PP
and removed simultaneously or after V
PP
.
2. Sampled only, not 100% tested.
Figure 5. Read Mode AC Waveforms
A0-A17
VALID
tAVQV
tAXQX
VALID
E
tGLQV
G
tELQV
Q0-Q7
tGHQZ
Hi-Z
tEHQZ
AI00719B
Programming
When delivered (and after each erasure for UV
EPROM), all bits of the M27C2001 are in the ’1’
state. Data is introduced by selectively program-
ming ’0’s into the desired bit locations. Although
only ’0’s will be programmed, both ’1’s and ’0’s can
be present in the data word. The only way to
change a ’0’ to a ’1’ is by die exposition to ultravio-
let light (UV EPROM). The M27C2001 is in the
programming mode when V
PP
input is at 12.75V,
E is at V
IL
and P is pulsed to V
IL
. The data to be
programmed is applied to 8 bits in parallel to the
data output pins. The levels required for the ad-
dress and data inputs are TTL. V
CC
is specified to
be 6.25V
±0.25V.
6/16